Download:
by Edmund Clarke, Armin Biere, Richard Raimi, Yunshan Zhu
Formal Methods in System Design
http://www.aladdin.cs.cmu.edu/papers/pdfs/y2001/bomo.pdf
Add To MetaCart
Abstract:
Abstract. The phrase model checking refers to algorithms for exploring the state space of a transition system to determine if it obeys a specification of its intended behavior. These algorithms can perform exhaustive verification in a highly automatic manner, and, thus, have attracted much interest in industry. Model checking programs are now being commercially marketed. However, model checking has been held back by the state explosion problem, which is the problem that the number of states in a system grows exponentially in the number of system components. Much research has been devoted to ameliorating this problem. In this tutorial, we first give a brief overview of the history of model checking to date, and then focus on recent techniques that combine model checking with satisfiability solving. These techniques, known as bounded model checking, do a very fast exploration of the state space, and for some types of problems seem to offer large performance improvements over previous approaches. We review experiments with bounded model checking on both public domain and industrial designs, and propose a methodology for applying the technique in industry for invariance checking. We then summarize the pros and cons of this new technology and discuss future research efforts to extend its capabilities. 1
Citations
|
2315
|
Graph-based algorithms for Boolean function manipulation
– Bryant
- 1986
|
|
1440
|
Model Checking
– Clarke, Grumberg, et al.
- 1999
|
|
778
|
A computing procedure for quantification theory
– Davis, Putnam
- 1960
|
|
568
|
Design and synthesis of synchronization skeletons using branching time temporal logic
– Clarke, Emerson
- 1981
|
|
549
|
Model Checking and Abstraction
– Clarke, Grumberg, et al.
|
|
457
|
Symbolic model checking without BDDs
– Biere, Cimatti, et al.
- 1999
|
|
432
|
Pushing the envelope: Planning propositional logic, and stochastic search
– Kautz, Selman
- 1996
|
|
432
|
Symbolic Model Checking: An Approach to the State-explosion Problem
– McMillan
- 1992
|
|
353
|
Computer-Aided Verification of Coordinating Processes
– Kurshan
- 1994
|
|
203
|
Model Checking and Modular Verification
– Grumberg, Long
- 1994
|
|
195
|
Test pattern generation using Boolean satisfiability
– Larrabee
- 1992
|
|
174
|
Symbolic model checking using SAT procedures instead of BDDs
– Biere, Cimatti, et al.
- 1999
|
|
145
|
SATO: an efficient propositional prover
– Zhang
- 1997
|
|
131
|
A structure-preserving clause form translation
– Plaisted, Greenbaum
- 1986
|
|
110
|
Building decision procedures for modal logics from propositional decision procedures - the case study of modal K
– Giunchiglia, Sebastiani
- 1996
|
|
86
|
Combinational test generation using satisfiability
– Stephan, Brayton, et al.
- 1996
|
|
70
|
Symbolic model checking
– Burch, Clarke, et al.
- 1992
|
|
59
|
A theory and implementation of sequential hardware equivalence
– Pixley
- 1992
|
|
57
|
Verifying Temporal Properties of Sequential Machines Without Building Their State Diagrams
– Coudert, Madre, et al.
- 1990
|
|
55
|
Symbolic reachability analysis based on SAT-solvers
– Abdulla, Bjesse, et al.
- 2000
|
|
53
|
Efficient bdd algorithms for fsm synthesis and verification
– Ranjan, Aziz, et al.
- 1995
|
|
51
|
J.Sifakis. Specification and verification of concurrent systems in CESAR
– Quielle
- 1984
|
|
41
|
Tuning SAT checkers for bounded model checking
– Shtrichman
- 2000
|
|
40
|
The design of a self-timed circuit for distributed mutual exclusion
– Martin
- 1985
|
|
34
|
Verifying safety properties of a PowerPC microprocessor using symbolic model checking without BDDs
– Biere, Clarke, et al.
- 1999
|
|
32
|
Combining decision diagrams and SAT procedures for efficient symbolic model checking
– Williams, Biere, et al.
- 2000
|
|
31
|
Modelling and Verifying Systems and Software in Propositional Logic
– Stalmarck, Saflund
- 1990
|
|
20
|
Search Algorithms for Satisfiability Problems in Combinational Switching Circuits
– Silva
- 1995
|
|
18
|
Representing circuits more efficiently
– Burch, Clarke, et al.
- 1991
|
|
13
|
The industrial success of verification tools based on Stalmarck's method
– Boralv
- 1997
|
|
13
|
An Intermediate Design Language and its Analysis
– Jackson
- 1998
|
|
12
|
editors. The Second DIMACS Implementation Challenge
– Johnson, Trick
- 1993
|
|
11
|
Algorithms for solving boolean satisfiability in combinational circuits
– Silva, Silveira, et al.
- 1999
|
|
9
|
Design constraints in symbolic model checking
– Kaufmann, Martin, et al.
- 1998
|
|
6
|
A decision procedure for propositional logic
– Zhang
- 1993
|
|
1
|
Automatic verification of finie-state concurrent systems using temporal logic specifcations
– Clarke, Emerson, et al.
- 1986
|
|
1
|
Analyzing a PowerPC 620 Microprocessor Silicon Failure using Model Checking
– Raimi, Lear
- 1997
|