Nathan T. Clark, Hongtao Zhong, Scott A. Mahlke,  Home/Search
Context Related
| umich.edu/papers/ntclarktoc05.pdf Cached: PS.gz PS PDF This document uses CoBlitz to cache paper downloads. If your firewall is blocking outgoing connections to port 3125, you can use these links to download local copies.
Image Update HelpPS.gz PS PDF From: umich.edu/papers/ (more) (Enter author homepages) |
Rate this article:      (best)Comment on this article |
Abstract: Application-specific extensions to the computational capabilities of a processor provide an efficient mechanism to meet the growing performance and power demands of embedded applications. Hardware, in the form of new function units (or coprocessors), and the corresponding instructions are added to a baseline processor to meet the critical computational demands of a target application. In this paper, the design of a system to automate the instruction set customization process is presented. A... (Update)
Cited by: More
Scalable Subgraph Mapping for Acyclic Computation.. - Clark, Hormati, Mahlke.. (2006) (Correct)
Active bibliography (related documents): More All
2.8: Processor Acceleration Through Automated Instruction Set.. - Clark, Zhong, Mahlke (2003) (Correct)
1.0: Automatically Generating Custom Instruction Set Extensions - Clark, Tang, Mahlke (2002) (Correct)
0.6: Exploring the Design Space of LUT-based Transparent.. - Yehia, Clark, Mahlke.. (2005) (Correct)
Similar documents based on text:
5.0: Unknown - (Correct)
BibTeX entry: (Update)
N. Clark, H. Zhong, and S. Mahlke. Automated custom instruction generation for domain-specific processor acceleration. Trans. on Computers, 54(10):1258--1270, 2005. http://citeseer.ist.psu.edu/clark05automated.html More
@misc{ clark05automated,
author = "N. Clark and H. Zhong and S. Mahlke",
title = "Automated custom instruction generation for domain-specific processor acceleration",
text = "N. Clark, H. Zhong, and S. Mahlke. Automated custom instruction generation
for domain-specific processor acceleration. Trans. on Computers, 54(10):1258--1270,
2005.",
year = "2005",
url = "citeseer.ist.psu.edu/clark05automated.html" }
Citations (may not include all citations):320 MediaBench: A Tool for Evaluating and Synthesizing Multimedi.. - Lee, Potkonjak et al. - 1997
176 GARP: A MIPS Processor with a Reconfigurable Coprocessor - Hauser, Wawrzynek - 1997
162 Multilevel Hypergraph Partitioning: Applications in VLSI Dom.. - Karypis - 1997
114 Processor Reconfiguration through Instruction Set Metamorpho.. - Athanas - 1993
109 A High-Performance Microarchitecture with Hardware-Programma.. - Razdan, Smith - 1994
35 Exact and Approximate Algorithms for Scheduling Nonidentical.. (context) - Horowitz, Sahni - 1976
31 NetBench: A Benchmarking Suite for Network Processors - Memik, Mangione-Smith et al. - 2001
29 Instruction Selection Using Binate Covering for Code Size Op.. - Liao - 1995
25 DISC: The Dynamic Instruction Set Computer - Wirthlin, Hutchings - 1995
22 Xtensa: A Configurable and Extensible Processor - Gonzalez - 2000
21 ARM Architecture Reference Manual (context) - Seal - 2000
19 Synthesis of Application Specific Instructions for Embedded .. - Choi - 1999
18 Instruction Set Definition and Instruction Selection for ASI.. (context) - Praet - 1994
17 Automatic Application-Specific Instruction-Set Extensions un.. - Atasu - 2003
17 Cryptomaniac: A Fast Flexible Architecture for Secure Commun.. (context) - Wu, Weaver et al. - 2001
16 Instruction Set Selection for ASIP Design - Gschwind - 1999
13 Synthesis of Application Specific Instruction Sets (context) - Huang, Despain - 1995
13 Instruction Selection for Embedded DSPs with Complex Instruc.. - Leupers, Marwedel - 1996
13 On Clustering for Maximal Regularity Extraction (context) - Rao - 1993
11 HW/SW Partitioning and Code Generation of Embedded Control A.. - Baleani - 2002
11 MiBench: A Free, Commercially Representative Embedded Benchm.. (context) - Guthaus - 2001
10 Automatic Design of Computer Instruction Sets - Holmer - 1993
10 Instruction Generation for Hybrid Reconfigurable Systems - Kastner - 2002
9 Code Generation Using Tree Pattern Matching and Dynamic Prog.. (context) - Aho - 1989
9 Synthesis of Custom Processors Based on Extensible Platforms - Sun - 2002
8 Instruction Generation and Regularity Extraction for Reconfi.. - Brisk - 2002
6 Processor Acceleration through Automated Instruction Set Cus.. - Clark, Zhong et al. - 2003
6 A Methodology for Automated Design of Computer Instruction S.. - Bennett - 1988
5 Instruction Set Extensions for Embedded Processors (context) - Arnold - 2001
4 PEAS-I: A Hardware/Software Co-Design System for ASIPs (context) - Alomary - 1993
4 Performance Evaluation of the VF Graph Matching Algorithm (context) - Cordella - 1999
4 Design of Instruction Set Architctures for Support of High-L.. (context) - Bose, Davidson - 1984
3 Application-Specific Instruction Generation for Configurable.. (context) - Cong - 2004
3 Automatic Instruction Set Extension and Utilization for Embe.. (context) - Peymandoust - 2003
2 Compiler Optimizations for Adaptive EPIC Processors - Palem, Talla et al. - 2001
1 OptimoDE: Programmable Accelerator Engines through Retargeta.. (context) - Clark - 2004
Documents on the same site (http://cccp.eecs.umich.edu/papers/): More
Application-Specific Processing on a.. - Clark, Kudlur.. (2004) (Correct)
Compiler Managed Dynamic Instruction Placement in.. - Ravindran.. (Correct)
A Programmable Vector Coprocessor Architecture for.. - Lin, Baron, Lee.. (Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC