Marcelo Cintra, Jose F. Martinez, Josep Torrellas  Home/Search
Context Related
Links: ACM DBLP | uiuc.edu/iacomapapers/scal_spec.ps uiuc.edu/martinez/doc/isca00.ps cornell.edu/~martinez/doc/isca00.pdf Cached: PS.gz PS PDF This document uses CoBlitz to cache paper downloads. If your firewall is blocking outgoing connections to port 3125, you can use these links to download local copies.
Image Update HelpPS.gz PS PDF From: uiuc.edu/papers (more) Homepages: J.Martinez |
Rate this article:      (best)Comment on this article |
Abstract: Speculative parallelization aggressively executes in parallel codes that cannot be fully parallelized by the compiler. Past proposals of hardware schemes have mostly focused on single-chip multiprocessors (CMPs), whose effectiveness is necessarily limited by their small size. Very few schemes have attempted this technique in the context of scalable shared-memory systems. In this paper, we present and evaluate a new hardware scheme for scalable speculative parallelization. This design needs... (Update)
Cited by: More
Enhancing Software Reliability With Speculative Threads - And The Committee (Correct)
Hybrid Transactional Memory - Sanjeev Kumar Michael (Correct)
Compiler Optimization of Value Communication for Thread-Level.. - Zhai (2005) (Correct)
Active bibliography (related documents): More All
1.2: Eliminating Squashes Through Learning Cross-Thread.. - Cintra, Torrellas (2002) (Correct)
0.6: Hardware for Speculative Parallelization in High-End.. - Zhang, Rauchwerger.. (1999) (Correct)
0.4: Tradeoffs in Buffering Speculative Memory State for .. - Garzaran.. (2005) (Correct)
Similar documents based on text: More All
0.6: Removing Architectural Bottlenecks to the.. - Prvulovic.. (Correct)
0.5: Speculative Synchronization: Applying Thread-Level.. - Martinez, Torrellas (2002) (Correct)
0.3: Cherry: Checkpointed Early Resource Recycling in.. - Martinez, Renau.. (2002) (Correct)
Related documents from co-citation: More All
28: A Scalable Approach to Thread-Level Speculation - Steffan, Colohan et al. - 2000
26: Multiscalar processors - Sohi, Breach et al. - 1995
23: Data speculation support for a chip multiprocessor (context) - Hammond, Willey et al. - 1998
BibTeX entry: (Update)
M. Cintra, J. F. Martnez, and J. Torrellas. Architectural Support for Scalable Speculative Parallelization in Shared-Memory Multiprocessors. In Proceedings of ISCA 27, June 2000. http://citeseer.ist.psu.edu/cintra00architectural.html More
@inproceedings{ cintra:isca00,
author = "Marcelo Cintra and Jos{\'e} F. Mart{\'\i}nez and Josep Torrellas",
title = "Architectural Support for Scalable Speculative Parallelization in Shared-Memory Multiprocessors",
pages = "13--24",
booktitle = "International Symposium on Computer Architecture (ISCA)",
address = "Vancouver, Canada",
month = jun,
year = "2000",
url = "citeseer.ist.psu.edu/cintra00architectural.html" }
Citations (may not include all citations):443 Improving Direct-Mapped Cache Performance by the Addition of.. - Jouppi - 1990 ACM DBLP
357 The Directory-Based Cache Coherence Protocol for the DASH Mu.. (context) - Lenoski, Laudon et al. - 1990 ACM DBLP
269 Multiscalar Processors - Sohi, Breach et al. - 1995 ACM DBLP
197 Maximizing Multiprocessor Performance with the SUIF Compiler - Hall, Anderson et al. - 1996 DBLP
159 The LRPD Test: Speculative RunTime Parallelization of Loops .. - Rauchwerger, Padua - 1995
74 Speculative Versioning Cache - Gopal, Vijaykumar et al. - 1998 ACM DBLP
72 A Dynamic Multithreading Processor - Akkary, Driscoll - 1998 ACM DBLP
72 Data Speculation Support for a Chip Multiprocessor (context) - Hammond, Wiley et al. - 1998 ACM DBLP
67 ARB: A Hardware Mechanism for Dynamic Reordering of Memory R.. - Franklin, Sohi - 1996 DBLP
44 Hardware for Speculative Run-Time Parallelization in Distrib.. - Zhang, Rauchwerger et al. - 1998 ACM DBLP
43 Advanced Program Restructuring for High-Performance Computer.. - Blume, Doallo et al. - 1996
42 Improving the Performance of Runtime Parallelization - Leung, Zahorjan - 1993 ACM DBLP
38 A Scalable Approach to Thread-Level Speculation - Steffan, Colohan et al. - 2000 ACM DBLP
30 Clustered Speculative Multithreaded Processors - Marcuello, Gonzalez - 1999 ACM DBLP
30 A Chip-Multiprocessor Architecture with Speculative Multithr.. - Krishnan, Torrellas - 1999 ACM DBLP
26 An Architecture for Mostly Functional Languages (context) - Knight - 1986 ACM DBLP
20 MAJC: Microprocessor Architecture for Java Computing (context) - Tremblay - 1999
19 Architectural Support for ThreadLevel Data Speculation - Steffan, Mowry - 1997
17 A Direct-Execution Framework for Fast and Accurate Simulatio.. - Krishnan, Torrellas - 1998
12 Hardware for Speculative Parallelization of Partially-Parall.. - Zhang, Rauchwerger et al. - 1999
2 Hardware for Speculative Parallelization in DSM Multiprocess.. (context) - Zhang - 1999
2 Techniques for Run-Time Parallelization of Loops (context) - Gupta, Nim - 1998
2 A Front End for Efficient Simulation of Shared-Memory Multip.. (context) - Veenstra, Fowler - 1994
The graph only includes citing articles where the year of publication is known.
Documents on the same site (http://iacoma.cs.uiuc.edu/papers.html): More
Comprehensive Hardware and Software Support for Operating.. - Xia, Torrellas (1999) (Correct)
Software Trace Cache - Ramírez, Larriba-Pey.. (1999) (Correct)
An Efficient Algorithm for the Run-time Parallelization of .. - Chen, Torrellas, Yew (1994) (Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC