Kyumyung Choi, Steven Levitan  Home/Search
Context Related
| pitt.edu/todaes/V4N4/L139...paper.ps.gz Cached: PS.gz PS PDF This document uses CoBlitz to cache paper downloads. If your firewall is blocking outgoing connections to port 3125, you can use these links to download local copies.
Image Update HelpPS.gz PS PDF From: pitt.edu/todaes/V4N4/TOC (more) (Enter author homepages) |
Rate this article:      (best)Comment on this article |
Abstract: this paper, we address these shortcomings with a new datapath allocation method that consists of a new binding model construction scheme, and an optimization technique based on simulated annealing. It meets all three criteria: handling complex models of datapath units, using direct objective functions, and optimizing multiple objective functions simultaneously. (Update)
Cited by: More
Platform-Based Resource Binding - Using Distributed Register-File (Correct)
Interconnect-aware High-level Synthesis for Low Power - Lin Zhong And (2002) (Correct)
Active bibliography (related documents): More All
0.6: A Floorplan Based Methodology for Data-Path Synthesis of.. - Moshnyaga, Tamaru (1996) (Correct)
0.5: Parallel Algorithms For Simultaneous Scheduling.. - Pradeep Prabhakaran.. (1998) (Correct)
0.4: Data Path Allocation using an Extended Binding Model - Ganesh Krishnamoorthy (1992) (Correct)
Similar documents based on text: More All
0.8: ffects of Resource Sharing on Circuit Delay: An Assignment.. - Bhattacharya, al. (Correct)
0.8: On the Use of Self-Similar Processes in network Simulation - Lopes-Ardao, al. (1998) (Correct)
0.7: Unknown - Copyright By The (Correct)
Related documents from co-citation: More All
2: Register Allocation and Binding for Low Power - Chang, Pedram - 1995
BibTeX entry: (Update)
K. Choi and S. P. Levitan, "A flexible datapath allocation method for architectural synthesis," ACM Trans. Design Automation Electronic Systems, vol. 4, no. 4, pp. 376--404, Oct. 1999. http://citeseer.ist.psu.edu/choi99flexible.html More
@article{ choi99flexible,
author = "Kyumyung Choi and Steven P. Levitan",
title = "A flexible datapath allocation method for architectural synthesis",
journal = "ACM Transactions on Design Automation of Electronic Systems.",
volume = "4",
number = "4",
pages = "376--404",
year = "1999",
url = "citeseer.ist.psu.edu/choi99flexible.html" }
Citations (may not include all citations):1527 Optimization by Simulated Annealing - Kirkpatrick, Gelatt et al. - 1983
429 An Efficient Heuristic Procedure for Partitioning Graphs (context) - Kernighan, Lin - 1970
151 Force-Directed Scheduling for the Behavioral Synthesis of AS.. (context) - Paulin, Knight - 1989
138 The High-Level Synthesis of Digital Systems (context) - McFarland, Parker et al. - 1990
88 A Procedure for Placement of Standard-Cell VLSI Circuits (context) - Dunlop, Kernighan - 1985
79 Automated Synthesis of Data Paths in Digital Systems (context) - Tseng, Siewiorek - 1986
47 REAL: A Program for REgister ALlocation (context) - Kurdahi, Parker - 1987
40 An Efficient General Cooling Schedule for Simulated Annealin.. (context) - Huang, Romeo et al. - 1986
38 Global Optimization Approach for Architectural Synthesis (context) - Gebotys, Elmasry - 1993
36 HAL: A Multi-Paradigm Approach to Automatic Data Path Synthe.. (context) - Paulin, Knight et al. - 1986
27 Incorporating Bottom-Up Design into Hardware Synthesis (context) - McFarland, Kowalski - 1990
23 Algorithms for Hardware Allocation in Data Path Synthesis (context) - Devadas, Newton - 1989
22 SALSA: A New Approach to Scheduling with Timing Constraints - Nestor, Krishnamoorthy - 1993
22 Concepts of Scale in Simulated Annealing (context) - Steve - 1984
20 Allocation of Multiport Memories in Data Path Synthesis (context) - Balakrishnan - 1988
18 Architectural Synthesis for DSP Silicon Compilers (context) - Haroun, Elmasry - 1989
16 Accurate Layout Area and Delay Modeling for System Level Des.. (context) - Ramachandran, Kurdahi et al. - 1992
14 3D Scheduling: High-Level Synthesis with Floorplanning (context) - Weng, Parker - 1991
13 Applying Simulated Evolution to High Level Synthesis (context) - Ly, Mowchenko - 1993
11 Data Path Allocation using an Extended Binding Model (context) - Krishnamoorthy, Nestor - 1992
11 Utilization of Multiport Memories in Data Path Synthesis (context) - Kim, Liu - 1993
11 Post-Processor For Data Path Synthesis Using Multiport Memor.. (context) - Ahmad, Chen - 1991
10 Slicer: A State Synthesizer for Intelligent Silicon Compilat.. (context) - Pangrle, Gajski - 1987
10 Simultaneous Functional-Unit Binding and Floorplanning (context) - Fang - 1994
8 Optimal and Heuristic Algorithms for Solving the Binding Pro.. (context) - Rim, Mujumdar et al. - 1994
7 A Linear Program Driven Scheduling and Allocation Method Fol.. (context) - Papachristou, Konuk - 1990
6 STAR: An Automatic Data Path Allocator (context) - Tsai, Hsu - 1992
5 A Generalized Interconnect Model for Data Path Synthesis (context) - Ly, Elwood et al. - 1990
4 Feedback-Driven Datapath Optimization in Fasolt (context) - Knapp - 1990
3 A Grid-Based Approach for Connectivity Binding with Geometri.. (context) - Jang, Pangrle - 1993
1 Incorporating Interconnection Delays in VHDL Behavioral Synt.. - Hsieh, Pangrle - 1993
1 LINDO Systems Inc (context) - Linear, Discrete et al.
1 A Robust Architectural Synthesis Method for Realistic System.. (context) - Choi - 1995
1 Chapter7 Design Quality Estimation in Specification and Desi.. (context) - Gajski, Vahid et al. - 1994
1 High-Level Synthesis Benchmark Results using a Global Schedu.. (context) - Paulin, Knight - 1989
Documents on the same site (http://mocha.ee.pitt.edu/todaes/V4N4/TOC.html): More
Symbolic Synthesis of Clock-Gating Logic for Power.. - Benini, De Micheli.. (1997) (Correct)
A Methodology and Algorithms for the Design of Hard.. - Miodrag Potkonjak Dept (Correct)
Power Optimization using Divide-and-Conquer Techniques for .. - Hong, Potkonjak, al. (1999) (Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC