Jin-Young Choi, Insup Lee, and Inhye Kang Department of Computer and...  Home/Search
Context Related
| archi.snu.ac.kr/jhhan/r...acsrpaper.ps upenn.edu/pub/rtg/Paper/...rtoss94.ps.Z Cached: PS.gz PS PDF This document uses CoBlitz to cache paper downloads. If your firewall is blocking outgoing connections to port 3125, you can use these links to download local copies.
Image Update HelpPS.gz PS PDF From: archi.snu.ac.kr/SEMINARS/real... (more) From: upenn.edu/~rtg/papers (Enter author homepages) |
Rate this article:      (best)Comment on this article |
Abstract: This paper illustrates a formal technique for describing the timing properties and resource constraints of pipelined superscalar processor instructions at high level. Superscalar processors can issue and execute multiple instructions simultaneously. The degree of parallelism depends on the multiplicity of hardware functional units as well as data dependencies among instructions. Thus, the timing properties of a superscalar program is difficult to analyze and predict. We describe how to model... (Update)
Context of citations to this paper: More
...guaranteed, or enormous cost is needed. Due to these limitations, analytical approaches are becoming more popular [4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16]. Many of these analytical studies, however, consider a simple machine model, thus largely ignoring the timing effects...
...approaches, analytical approaches are becoming more popular. There have been several recent studies about this issue [4, 8, 9, 18, 19, 20, 22, 23, 24, 27, 28]. In many of these studies, the assumed machine model is a simple non pipelined processor without cache memory [18, 22,...
Cited by: More
Supporting Control-Flow-Dependent Execution Times on WCET.. - Kirner, Puschner (2000) (Correct)
An Accurate Worst Case Timing Analysis Technique for RISC.. - Sung-Soo Lim (1994) (Correct)
An Accurate Worst Case Timing Analysis for RISC.. - Lim, Bae, Jang, Rhee.. (1995) (Correct)
Active bibliography (related documents): More All
0.4: From Processor Timing Specifications to Static Instruction .. - Harcourt, Mauney, Cook (1994) (Correct)
0.4: Formal Specification and Simulation of Instruction-Level.. - Harcourt, Mauney, Cook (1994) (Correct)
0.2: Testing-Based Abstractions for Value-Passing Systems - Cleaveland, Riely (1994) (Correct)
Similar documents based on text: More All
0.4: A Process Algebraic Approach to the Schedulability .. - Ben-Abdallah.. (Correct)
0.4: A Family Of Resource-Bound Realtime Process Algebras - Lee, Choi, Kwak (2001) (Correct)
0.4: Symbolic Schedulability Analysis of Real-time Systems - Kwak, Lee, Philippou.. (1998) (Correct)
Related documents from co-citation: More All
3: Calculating the maximum execution times of realtime programs (context) - Puschner, Koza - 1989
2: High-Level Timing Specification of Instruction-Level Parallel Processors - Harcourt, Mauney et al. - 1993
2: A Real-Time Language with a Schedulability Analyzer (context) - Stoyenko - 1987
BibTeX entry: (Update)
J.-Y. Choi, I. Lee, and I. Kang, "Timing Analysis of Superscalar Processor Programs Using ACSR," in Proceedings of the 11th Workshop on Real-Time Operating Systems and Software, pp. 63--67, May 1994. http://citeseer.ist.psu.edu/choi94timing.html More
@misc{ choi94timing,
author = "J. Choi and I. Lee and I. Kang",
title = "Timing Analysis of Superscalar Processor Programs Using ACSR",
text = "J.-Y. Choi, I. Lee, and I. Kang, Timing Analysis of Superscalar Processor
Programs Using ACSR, in Proceedings of the 11th Workshop on Real-Time Operating
Systems and Software, pp. 63--67, May 1994.",
year = "1994",
url = "citeseer.ist.psu.edu/choi94timing.html" }
Citations (may not include all citations):1575 Computer Architecture: A Quantitative Approach (context) - Patterson, Hennesy - 1990 ACM
193 Superscalar Microprocessor Design (context) - Johnson - 1991
119 Instruction-Level Parallel Processing: History (context) - Rau, Fisher - 1993
38 VERSA: A Tool for the Specification and Analysis of Resource.. - Clarke, Lee et al. - 1993
24 CCS with Priority Choice (context) - Camilleri, Winskel - 1991 ACM DBLP
5 System-Level Specification of Instruction Sets - Cook, Franzon et al. - 1993 DBLP
4 Specification of Instruction-Level Parallelism (context) - Harcourt, Mauney et al. - 1993
Documents on the same site (http://archi.snu.ac.kr/SEMINARS/real-time/): More
Real-Time Computing with Lock-Free Shared Objects - Anderson, Ramamurthy, Jeffay (1997) (Correct)
Hybrid Instruction Cache Partitioning for.. - Busquets-Mataix.. (Correct)
A Framework for Implementing Objects and Scheduling Tasks.. - Anderson, Ramamurthy (1996) (Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC