(Enter summary)
Abstract: Many computer network provide limited security through
simple firewall feature in router and switch. Some networks that require
higher security use deep packet filter to capture packets that can not
be detected by simple firewall. Deep packet filters use list of rules for
determining safety of packets. There is a high degree of parallelism in
processing these rules because each rule represent independent pattern
matching process. We find that the underlying architecture for existing... (Update)
Cited by: More
Context-Free-Grammar based Token Tagger in Reconfigurable Devices - Young Cho And
(Correct)
Pre-decoded CAMs for Efficient and High-Speed NIDS Pattern.. - Sourdis, Pnevmatikatos (2004)
(Correct)
Fast, Large-Scale String Match for a 10Gbps Fpga-Based.. - Sourdis, Pnevmatikatos (2003)
(Correct)
Active bibliography (related documents): More All
0.5: A Source Router Approach to DDoS Defense - Mirkovic, Reiher, Prier
(Correct)
0.3: An Extensible, System-on-Programmable-Chip.. - Lockwood, Neely.. (2003)
(Correct)
0.2: Application of Hardware Accelerated Extensible.. - Lockwood.. (2003)
(Correct)
Similar documents based on text: More All
0.4: Characterizing the Performance of Network Intrusion .. - Schaelicke.. (2003)
(Correct)
0.3: Deep Packet Filter with Dedicated Logic and Read Only Memories - Young Cho And (2004)
(Correct)
0.3: Programmable Hardware for Deep Packet Filtering on a Large.. - Cho, Mangione-Smith (2004)
(Correct)
Related documents from co-citation: More All
6: Implementation of a contentscanning module for an Internet firewall
- Moscola, Lockwood et al. - 2003
6: Assisting Network Intrusion Detection with Reconfigurable Hardware (context) - Carver, Franklin et al. - 2002
4: Fast Regular Expression Matching using FPGAs
- Sidhu, Prasanna - 2001
BibTeX entry: (Update)
Y. Cho, S. Nahab, and W. H. Mangione-Smith, "Specialized hardware for deep network packet filtering," in Field Programmable Logic and Applications (FPL), (Montpellier, France), Sept. 2002. http://citeseer.ist.psu.edu/cho02specialized.html More
@misc{ cho02specialized,
author = "Y. Cho and S. Nahab and W. Mangione-Smith",
title = "Specialized hardware for deep network packet filtering",
text = "Y. Cho, S. Nahab, and W. H. Mangione-Smith, Specialized hardware for deep
network packet filtering, in Field Programmable Logic and Applications (FPL),
(Montpellier, France), Sept. 2002.",
year = "2002",
url = "citeseer.ist.psu.edu/cho02specialized.html" }
Citations (may not include all citations):
140
Snort - Lightweight Intrusion Detection for Networks (context) - Roesch - 1999 ACM
35
State of the Practice of Intrusion Detection Technologies
- Allen, Christie et al. - 2000
24
Fast Regular Expression Matching using FPGAs
- Sidhu, Prasanna - 2001
18
Assisting Network Intrusion Detection with Reconfigurable Ha.. (context) - Carver, Franklin et al. - 2002 ACM DBLP
14
Evolvable Internet hardware platforms
- Lockwood - 2001 ACM DBLP
13
An FPGA-Based Coprocessor for ATM Firewalls
- Dowd, McHenry et al. - 1997 ACM
12
Protocol wrappers for layered network packet processing in r..
- Braun, Lockwood et al. - 2002 ACM DBLP
11
Defending Yourself: The Role of Intrusion Detection Systems (context) - McHugh, Christie et al. - 2000 DBLP
11
Internet connected FPL (context) - Fallside, Smith - 2000
9
Reconfigurable router modules using network protocol wrapper..
- Braun, Lockwood et al. - 2001 ACM DBLP
2
CERT Advisory CA-2001-19 Code Red Worm Exploiting Buffer Ove.. (context) - CC - 2001
1
Altera Quartus II Development Software Manual (context) - Inc - 2001
1
Denial of Service Attacks - An Emerging Vulnerability (context) - Inc - 2001
1
Firewall QA (context) - Inc - 2001
1
Strada Switch II BCM5616 Integrated Multi-layer Switch (context) - Inc - 2001
1
Preliminary PM2329 ClassiPi Wire-speed Performance Applicati.. (context) - Inc - 2001
1
PM2329 ClassiPi Network Classification Processor Datasheet (context) - Inc - 2001
1
How to create a Stealth Packet Scrubber using Hogwash (context) - Karagiannis - 2001
1
Reconfigurable network processors based on field programmabl.. (context) - Iliopoulos, Antonakopoulos - 2000 ACM DBLP
1
Netpeff documentation (context) - org - 1997
1
A Reconfigurable Approach to Packet Filtering (context) - Sinnappan, Hazelhurst - 2001
1
Rapid prototyping of a reusable 4x4 active ATM switch core w.. (context) - Dollas, Pnevmatikatos et al. - 2001 ACM DBLP
The graph only includes citing articles where the year of publication is known.
Documents on the same site (http://cares.icsl.ucla.edu/publ.html): More
Reducing Power in Multi-Core Network Processors through.. - Memik, Mangione-Smith
(Correct)
NEPAL: A Framework for Efficiently Structuring.. - Memik, Mangione-Smith (2003)
(Correct)
Just Say No: Benefits of Early Cache Miss Determination - Memik, Reinman.. (2003)
(Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC