See this document in CiteSeerX!

The Impact of Instruction Compression on I-cache Performance (1997)  (Make Corrections)  (4 citations)
I-Cheng K. Chen, et al.



  Home/Search   Context   Related

 
View or download:
umich.edu/~tnm/com...csetr33097.ps.Z
umich.edu/techrepo...SETR33097.ps.gz
Cached:  PS.gz  PS  PDF   Image  Update  Help

From:  umich.edu/~tnm/co...compresspubs (more)
From:  umich.edu/home/techreport...cse97
(Enter author homepages)

Rate this article: (best)
  Comment on this article  
(Enter summary)

Abstract: In this paper we present a straightforward technique for compressing the instruction stream for programs that overcomes some of the limitations of earlier proposals. After code generation, the instruction stream is analysed for frequently used sequences of instructions from within the program's basic blocks. These patterns of multiple instructions are then mapped into single byte opcodes. This constitutes a compression of multiple, multi-byte operations onto a single byte. When compressed... (Update)

Context of citations to this paper:   More

...sequences of any length. 3 Compression Method 3. 1 Algorithm Our compression method is based on the technique introduced in [Bird96][Chen97a]. A dictionary compression algorithm is applied after the compiler has generated the program. We take advantage of SDTS and find...

...time of commodity DRAM. Reducing program size is one way to reduce instruction cache misses and provide higher instruction bandwidth [Chen97a]. Our contribution Both low cost embedded systems and high performance microprocessors can benefit from small program sizes. This...

Cited by:   More
Efficient Execution of Compressed Programs - Lefurgy (2000)   (Correct)
Smart Register Files for High-Performance Microprocessors - Postiff, Mudge (1999)   (Correct)
Space-efficient Executable Program Representations for Embedded.. - Lefurgy (1998)   (Correct)

Similar documents (at the sentence level):
10.1%:   An Instruction Stream Compression Technique - Bird, Mudge (1996)   (Correct)

Active bibliography (related documents):   More   All
0.3:   Improving Code Density Using Compression Techniques - Lefurgy, Bird, Chen, Mudge (1997)   (Correct)
0.1:   SAMC: A Code Compression Algorithm for Embedded Processors - Lekatsas, Wolf (1999)   (Correct)
0.1:   Random Access Decompression using Binary Arithmetic Coding - Lekatsas, Wolf (1999)   (Correct)

Similar documents based on text:   More   All
0.3:   Analysis of Branch Prediction via Data Compression - Chen, Coffey, Mudge (1996)   (Correct)
0.1:   New Jersey Machine-Code Toolkit Architecture Specifications - Toolkit Version Norman   (Correct)
0.1:   DECchip 21064andDECchip 21064A Alpha AXP Microprocessors.. - Order Number   (Correct)

Related documents from co-citation:   More   All
3:   Compression of Embedded Systems Programs (context) - Kozuch, Wolfe - 1994
3:   Executing Compressed Programs on an Embedded RISC Architecture (context) - Wolfe, Chanin - 1992
3:   NP-completeness results concerning data compression (context) - Storer - 1977

BibTeX entry:   (Update)

I. Chen, P. Bird, and T. Mudge, The Impact of Instruction Compression on I-cache Performance, CSE-TR-330-97, EECS Department, University of Michigan, 1997. http://citeseer.ist.psu.edu/chen97impact.html   More

@techreport{ chen97impact,
    author = "I-Cheng K. Chen and Peter L. Bird and Trevor Mudge",
    title = "The Impact of Instruction Compression on {I}-cache Performance",
    number = "CSE-TR-330-97",
    month = "13",
    year = "1997",
    url = "citeseer.ist.psu.edu/chen97impact.html" }
Citations (may not include all citations):
866   Techniques and Tools (context) - Aho, Sethi et al. - 1986
183   Trace Cache: a Low Latency Approach to High Bandwidth Instru.. - Rotenberg, Bennett et al. - 1996
173   Bulldog: A Compiler for VLIW Architectures (context) - Ellis - 1985
65   Studies of Windows NT performance using dynamic execution tr.. - Perl, Sites - 1996
57   Executing Compressed Programs on an Embedded RISC Architectu.. (context) - Wolfe, Chanin - 1992
43   ATOM: A flexible interface for building high performance pro.. (context) - Eustace, Srivastava - 1995
9   Technical Manual (context) - CPU' - 1995
6   An Instruction Stream Compression Technique - Bird, Mudge - 1996
2   Trap-Driven Memory Simulation - Uhlig - 1995

Documents on the same site (http://www.eecs.umich.edu/~tnm/compress/compress-pubs.html):   More
Improving Code Density Using Compression Techniques - Lefurgy, Bird, Chen, Mudge (1997)   (Correct)
An Instruction Stream Compression Technique - Bird, Mudge (1996)   (Correct)
Smart Register Files for High-Performance Microprocessors - Postiff, Mudge (1999)   (Correct)

Online articles have much greater impact   More about CiteSeer.IST   Add search form to your site   Submit documents   Feedback  

CiteSeer.IST - Copyright Penn State and NEC