(Enter summary)
Abstract: Considering RLC interconnect model and multiple
switching aggressors, we study switching pattern generation and
switching time alignment that leads to worst-case crosstalk noise
for a quiet victim or a noisy one. We assume that aggressors
can have arbitrary switching patterns and can switch at arbitrary
times. We show that the commonly used superposition algorithm
results in 15% underestimation on average, and propose a new
algorithm that has virtually the same complexity as the superposition... (Update)
Cited by: More
Full-chip Routing Optimization with RLC Crosstalk Budgeting - Xiong, He (2004)
(Correct)
Active bibliography (related documents): More All
0.7: Determination of Worst-Case Crosstalk Noise for Non-Switching.. - Chen, He (2002)
(Correct)
0.5: Formulae and Applications of Interconnect Estimation Considering.. - Ma, He (2001)
(Correct)
0.5: Vector Potential Equivalent Circuit Based on PEEC Inversion - Yu, He (2003)
(Correct)
Similar documents based on text: More All
0.2: Pre-routing Estimation of Shielding for RLC Signal Integrity - James Ma Arvind (2001)
(Correct)
0.2: A decoupling method for analysis of coupled RLC interconnects - Jun Chen Lei
(Correct)
0.2: Worst Case RLC Noise with Timing Window Constraints - Jun Chen University
(Correct)
BibTeX entry: (Update)
J. Chen and L. He, "Determination of worst-case crosstalk noise for non-switching victims in GHz+ interconnects," in TAU, 2002. http://citeseer.ist.psu.edu/chen03determination.html More
@misc{ chen02determination,
author = "J. Chen and L. He",
title = "Determination of worst-case crosstalk noise for non-switching victims in
GHz+ interconnects",
text = "J. Chen and L. He, Determination of worst-case crosstalk noise for non-switching
victims in GHz+ interconnects, in TAU, 2002.",
year = "2002",
url = "citeseer.ist.psu.edu/chen03determination.html" }
Citations (may not include all citations):
159
Principles of CMOS VLSI Design: a Systems Perspective (context) - Weste, Eshraghian - 1993
21
An efficient inductance modeling for on-chip interconnects (context) - He, Chang et al. - 1999
15
A gate-delay model for high-speed CMOS circuits (context) - Dartu, Menezes et al. - 1994 ACM DBLP
12
Determination of worst-case aggressor alignment for delay ca.. (context) - Gross, Arunachalam et al. - 1998 ACM DBLP
12
Switch-level delay models for digital MOS VLSI (context) - Ousterhout - 1984 ACM
11
IC analyses including extracted inductance model (context) - Beattie, Pileggi - 1999
8
Simultaneous shielding insertion and net ordering for capaci.. (context) - He, Lepak - 2000
4
Effects of global interconnect optimizations on performance ..
- Cao, Hu et al. - 2000 ACM DBLP
3
Aggressor alignment for worstcase crosstalk noise (context) - Chen, Marek-Sadowska - 2001
2
the efficacy of simplified 2d on-chip inductance models (context) - Lin, Pileggi - 2002
1
An efficient model for frequency-dependent on-chip inductanc..
- Xu, He - 2001 ACM
Documents on the same site (http://eda.ee.ucla.edu/pub/): More
Interconnect Design for Deep Submicron ICs - Cong, Pan, He, Koh, Khoo (1997)
(Correct)
Vector Potential Equivalent Circuit Based on PEEC Inversion - Yu, He (2003)
(Correct)
Integrity-driven Power and Signal Network Codesign - Jinjun Xiong And
(Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC