Nitin Chandrachoodan, Shuvra S. Bhattacharyya, K. J. Ray Liu  Home/Search
Context Related
| umd.edu/pub/dspcad/pap...chan2001x2.pdf umd.edu/DSPCAD/papers/chan2001x2.pdf Cached: PS.gz PS PDF This document uses CoBlitz to cache paper downloads. If your firewall is blocking outgoing connections to port 3125, you can use these links to download local copies.
Image Update HelpPS.gz PS PDF From: umd.edu/pub/dspcad/pap...CONTENTS (more) Homepages: N.Chandrachoodan S.Bhattacharyya K.Liu |
Rate this article:      (best)Comment on this article |
Abstract: We examine the problem of detecting negative cycles in a dynamic graph, which is a fundamental problem that arises in electronic design automation and systems theory. We introduce the concept of adaptive negative cycle detection, in which a graph changes over time, and negative cycle detection needs to be done periodically, but not necessarily after every individual change. Such scenarios arise, for example, during iterative design space exploration for hardware and software synthesis. We... (Update)
Context of citations to this paper: More
...areas that would bes uitable for further inves9O ation. A preliminary ver s, n of the res#97 pres ted in this paper werepublis,1 in [5]. 2 Background and Problem Formulation CherkasN and Goldberg [7] have conducted an extens7 es vey of algorithms for detecting negative...
Cited by: More
High-Level Synthesis of DSP Applications using Adaptive .. - Nitin Chandrachoodan.. (2002) (Correct)
Similar documents (at the sentence level):
8.2%: Negative Cycle Detection in Dynamic Graphs - Chandrachoodan, Bhattacharyya.. (1999) (Correct)
Active bibliography (related documents): More All
0.4: The Hierarchical Timing Pair Model - Nitin Chandrachoodan Shuvra (2001) (Correct)
0.4: Timing Analysis of Embedded Real-Time Systems - Dasdan (1999) (Correct)
0.3: The Hierarchical Timing Pair Model for Synchronous.. - Chandrachoodan.. (2000) (Correct)
Similar documents based on text: More All
0.2: Smoothing an Overlay Grid to Minimize Linear Distortion in.. - Sheffer, de Sturler (2002) (Correct)
0.2: An Efficient Timing Model For Hardware.. - Chandrachoodan.. (2001) (Correct)
BibTeX entry: (Update)
N. Chandrachoodan,S. S. Bhattacharyya,and K. J. R. Liu,"Adaptive negative cycle detection in dynamic graphs4 in Pro3V9 ingso f Internatio nal Sympo siumo n Circuits and Systems (ISCAS 2001. http://citeseer.ist.psu.edu/chandrachoodan01adaptive.html More
@inproceedings{ chandrachoodan01adaptive,
author = {Nitin Chandrachoodan and Shuvra S. Bhattacharyya and K.~J.~R.~Liu},
title = {Adaptive Negative Cycle Detection in Dynamic Graphs},
booktitle = {Proceedings of International Symposium on Circuits and Systems (ISCAS 2001)},
pages = {163--166},
year = 2001,
volume = {V},
month = {May},
address = {Sydney, Australia},
url = {citeseer.ist.psu.edu/chandrachoodan01adaptive.html} }
Citations (may not include all citations):375 LEDA: A platform for combinatorial and geometric computing - Mehlhorn, Naher - 1995
49 Incremental evaluation of computational circuits (context) - Alpern, Hoover et al. - 1990
24 Negative cycle detection algorithms - Cherkassky, Goldberg - 1996
14 Range-chart-guided iterative data-flow graph scheduling (context) - de Groot, Gerez et al. - 1992
11 Scheduling with multiple voltages under resource constraints (context) - Sarrafzadeh, Raje - 1999
8 Numerical computation of spectral elements in max-plus algeb.. (context) - Cochet-Terrasson, Cohen et al. - 1998
7 Rhinehart and Winston (context) - Lawler, Optimization et al. - 1976
5 Fully dynamic shortest paths and negative cycle detection on.. - Frigioni, Marchetti-Spaccamela et al. - 1998
4 Negative cycle detection in dynamic graphs - Chandrachoodan, Bhattacharyya et al. - 1999
4 Efficient algorithms for optimum cycle mean and optimum cost.. - Dasdan, Irani et al. - 1999
3 Solving systems of difference constraints incrementally (context) - Ramalingam, Song et al. - 1999
Documents on the same site (http://dspserv.eng.umd.edu/pub/dspcad/papers/CONTENTS.html): More
Optimal Parenthesization Of Lexical Orderings For DSP.. - Bhattacharyya, Murthy.. (1995) (Correct)
Shared Memory Implementations of Synchronous Dataflow.. - Murthy, Bhattacharyya (1999) (Correct)
Generating Compact Code From Dataflow Specifications.. - Bhattacharyya, Buck.. (1995) (Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC