(Enter summary)
Abstract: Design verification via simulation is an important
component in the development of digital systems.
However, with continuing increases in the capabilities of
VLSI systems, the simulation task has become a significant
bottleneck in the design process. As a result, researchers
are attempting to exploit parallel processing techniques to
improve the performance of VLSI logic simulation. This
tutorial describes the current state-of-the-art in parallel
logic simulation, including parallel simulation... (Update)
Context of citations to this paper: More
...although not in an out of core setting. Researchers simulating VLSI systems have also reported the need to perform large simulations [15, 4] which may potentially run out of memory. Logic circuits have the same structure as computer networks on a much smaller scale. Each gate...
.... However, for a particular class of circuits such as array multipliers, oblivious simulation is more efficient than eventdriven simulation [21, 63]. Hardware Description Language (HDL) Synthesis Optimization FPGA ASIC Gate level Simulation Functional Simulation Timing...
Cited by: More
Parallel and Distributed VHDL Simulation - Dragos Lungeanu Richard (2000)
(Correct)
Parallel Logic Simulation of Digital Circuits - Kim (1998)
(Correct)
Thesis Proposal: Out-Of-Core Parallel Discrete-Event Simulation - Poplawski (2000)
(Correct)
Active bibliography (related documents): More All
1.0: Software Design for Parallel Systems - Buchanan, Luo
(Correct)
0.7: Asynchronous Parallel Discrete Event Simulation - Lin, Fishwick (1996)
(Correct)
0.5: Distributed Simulation Techniques Using Conventional.. - Hamilton, Jr., Ruocco
(Correct)
Similar documents based on text: More All
0.2: Modular Construction of Model Partitioning Processes for .. - Hering, Rünger..
(Correct)
0.1: Research Statement - Zhou
(Correct)
0.1: The Mercury System: Exploiting Truly Fast Hardware.. - Chamberlain.. (2003)
(Correct)
Related documents from co-citation: More All
3: Parallel discrete event simulation (context) - Fujimoto - 1990
2: Virtual time (context) - Jefferson - 1985
2: Asynchronous distributed simulation via a sequence of parallel computations (context) - Chandy, Misra - 1981
BibTeX entry: (Update)
Roger D. Chamberlain. Parallel logic simulation of VLSI systems. In Proceedings of the 32nd ACM/IEEE Design Automation Conference, pages 139--143, 1995. http://citeseer.ist.psu.edu/chamberlain95parallel.html More
@inproceedings{ chamberlain95parallel,
author = "Roger D. Chamberlain",
title = "Parallel Logic Simulation of {VLSI} Systems",
booktitle = "Design Automation Conference",
pages = "139-143",
year = "1995",
url = "citeseer.ist.psu.edu/chamberlain95parallel.html" }
Citations (may not include all citations):
434
Parallel discrete-event simulation (context) - Fujimoto - 1990
429
An efficient heuristic procedure for partitioning graphs (context) - Kernighan, Lin - 1970
421
A linear-time heuristic for improving network partitions (context) - Fiduccia, Mattheyses - 1982
193
Distributed discrete-event simulation (context) - Misra - 1986
141
Asynchronous distributed simulation via a sequence of parall.. (context) - Chandy, Misra - 1981
93
Combinational profiles of sequential benchmark circuits (context) - Brglez, Bryan et al. - 1989
76
A neutral netlist of 10 combinational benchmark circuits and.. (context) - Brglez, Fujiwara - 1985
58
Rollback mechanisms for optimistic distributed simulation (context) - Gafni - 1988
35
SPEEDES: A multiple synchronization environment for parallel.. (context) - Steinman - 1992
25
Programming Languages and Systems (context) - Jefferson, ACM - 1985
22
Parallel logic simulation of VLSI systems (context) - Bailey, Briner et al. - 1994
19
Corolla partitioning for distributed logic simulation of VLS.. (context) - Sporrer, Bauer - 1993
15
An evaluation of the ChandyMisra -Bryant algorithm for digit.. (context) - Soule, Gupta - 1992
15
Parallel Mixed-Level Simulation of Digital Circuits Using Vi.. (context) - Briner - 1990
14
An analysis of several approaches to circuit partitioning fo.. (context) - Smith, Underwood et al. - 1987
11
Processor scheduling for Time Warp parallel simulation (context) - Lin, Lazowska - 1991
11
Breaking the barrier of parallel simulation of digital syste.. (context) - Briner, Ellis et al. - 1991
9
Specialpurpose computer for logic simulation using distribut.. (context) - Levendel, Menon et al. - 1982
9
VLSI logic and fault simulation on general-purpose parallel .. (context) - Mueller-Thuns, Saab et al. - 1993
5
Variants of the Chandy-MisraBryant distributed discrete-even.. (context) - Su, Seitz - 1989
4
on Distributed Simulation (context) - Unger, Fujimoto et al. - 1989
4
on Distributed Simulation (context) - Unger, Jefferson et al. - 1988
3
of the 8th Workshop on Parallel and Distributed Simulation (context) - Arvind, Bagrodia et al. - 1994
3
of the 7th Workshop on Parallel and Distributed Simulation (context) - Bagrodia, Jefferson et al. - 1993
2
on Distributed Simulation (context) - Reynolds, ed et al. - 1985
1
on Distributed Simulation (context) - Nicol, Proc et al. - 1990
1
IEEE 1164: Helping designers share VHDL models (context) - Billowitch - 1993
1
on Advances in Parallel and Distributed Simulation (context) - Madisetti, Nicol et al. - 1991
1
of the 6th Workshop on Parallel and Distributed Simulation (context) - Abrams, Reynolds et al. - 1992
1
of the 9th Workshop on Parallel and Distributed Simulation (context) - Bailey, Lin et al. - 1995
1
Performance of synchronous parallel discrete-event simulatio.. (context) - Noble, Peterson et al. - 1995
Documents on the same site (http://jerry.c-lab.de/~wolfgang/wm.tutorial.html): More
CAD Challenges in Multimedia Computing - Ti Ng
(Correct)
The Design of Mixed Hardware/Software Systems - Adams, Thomas (1996)
(Correct)
Productivity Issues in High-Level Design: Are Tools Solving the .. - Bergamaschi (1995)
(Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC