Viraphol Chaiyakul, Daniel D. Gajski  Home/Search
Context Related
| uci.edu/pub/cad/ca...ion_diagrams.ps.gz Cached: PS.gz PS PDF This document uses CoBlitz to cache paper downloads. If your firewall is blocking outgoing connections to port 3125, you can use these links to download local copies.
Image Update HelpPS.gz PS PDF From: uci.edu/pub/cad/cadlabtr...INDEX (more) (Enter author homepages) |
Rate this article:      (best)Comment on this article |
Abstract: In the past, the research on representation for synthesis systems had been focusing on two main issues, the completeness and the efficiency. There is, however, another important issue that is not addressed by most of traditional representations, the uniqueness. This report proposes a representation for synthesis called the Assignment Decision Diagram (ADD) that is complete, efficient and partially unique. In addition, the ADD also furnishes many synthesis tasks with information that can... (Update)
Cited by: More
Architectural Simulation in the Context of Behavioral - Synthesis Jemai Insat (Correct)
Similar documents (at the sentence level):
5.7%: Minimizing Syntactic Variance with Assignment Decision.. - Viraphol Chaiyakul Daniel (1992) (Correct)
Active bibliography (related documents): More All
0.3: Recent Developments in High-Level Synthesis - Lin (1997) (Correct)
0.3: A Transformation for Integrating VHDL Behavioral Specificatio:n - And (Correct)
0.3: Generation of Firmwarecompilers - Goeschka (1995) (Correct)
Similar documents based on text: More All
0.1: Design Process and Human Interface for a.. - Daniel Gajski Tedd (1993) (Correct)
0.1: Usage-Based Characterization of Complex Functional Blocks .. - Fan, Chaiyakul, Gajski (2000) (Correct)
0.1: A Design Methodology and Environment for.. - Gajski, Ishii.. (1996) (Correct)
BibTeX entry: (Update)
V. Chaiyakul, D.D. Gajski, "Assignment Decision Diagram for High-Level Synthesis", Technical Report #92-103, Department of Information and Computer Science, University of California, Irvine, December 1992. http://citeseer.ist.psu.edu/chaiyakul92assignment.html More
@techreport{ chaiyakul92assignment,
author = "Viraphol Chaiyakul and Daniel D. Gajski",
title = "Assignment Decision Diagram for High-Level Synthesis",
number = "ICS-TR-92-103",
pages = "51",
year = "1992",
url = "citeseer.ist.psu.edu/chaiyakul92assignment.html" }
Citations (may not include all citations):1726 Graph-Based Algorithms for Boolean Function Manipulation - Bryant - 1986
151 Force-Directed Scheduling for the Behavioral Synthesis of AS.. (context) - Paulin, Knight - 1989
69 Representation of switching circuits by binary-decision prog.. (context) - Lee - 1959
49 Path-Based Scheduling for Synthesis (context) - Camposano - 1991
44 Kluwer Academic Publishers (context) - Camposano, Wolf et al. - 1991
44 A Survey of High-Level Synthesis Systems (context) - Walker, Camposano - 1991
44 Behavioral Transformations for Algorithmic Level IC Design - Walker, Thomas - 1989
40 A Scheduling Algorithm For Conditional Resource Sharing (context) - Kim, Liu et al. - 1991
37 Introduction to Chip and System Design (context) - Gajski, Dutt et al. - 1992
16 Synthesis from VHDL (context) - Lis, Gajski - 1988
16 Flow Graph Representation (context) - Orailoglu, Gajski - 1986
16 Accurate Layout Area and Delay Modeling for System Level Des.. (context) - Ramachandran, Kurdahi et al. - 1992
14 High-level Transformations for Minimizing Syntactic Variance.. (context) - Chaiyakul, Gajski et al. - 1993
11 Layout-area models for high-level synthesis (context) - Wu, Chaiyakul et al. - 1991
10 The Value Trace: A Data Base for Automated Digital Design (context) - McFarland - 1978
10 Bridge: A Versatile Behavioral Synthesis System (context) - Tseng, Wei et al. - 1988
8 Timing Models for High-Level Synthesis (context) - Chaiyakul, Wu et al. - 1992
6 New York: The Institute of Electrical and Electronics Engine.. (context) - Language, Manual - 1988
5 Automation of Module Set Independent Register-Transfer Level.. (context) - Snow - 1978
4 Semantics and Synthesis of Signals in Behavioral VHDL (context) - Ramachandran, Vahid et al. - 1992
3 The ISPS Computer Description Language (context) - Barbacci, Barnes et al. - 1977
Documents on the same site (http://www.ics.uci.edu/pub/cad/cadlab-trs/1992/INDEX.html): More
A System-Level Specification & Design Methodology - Gajski, Narayan, Vahid (1992) (Correct)
Architectural Tradeoffs in Synthesis of Pipelined Controls - Ramachandran, Gajski (1992) (Correct)
Transformations Supporting Interactive Rescheduling for.. - Roger Ang And (1992) (Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC