See this document in CiteSeerX!

Standby Power Reduction Using Dynamic Voltage Scaling and Canary Flip-Flop Structures (2004)  (Make Corrections)  
Benton H. Calhoun, Anantha P. Chandrakasan



  Home/Search   Context   Related

 
View or download:
mit.edu/research/i...houn_jssc_sept.pdf
Cached:  PDF   PS.gz  PS  Image  Update  Help

From:  mit.edu/research...journals.shtml (more)
(Enter author homepages)

Rate this article: (best)
  Comment on this article  
(Enter summary)

Abstract: Lowering during standby mode reduces power by decreasing both voltage and current. Analysis of flip-flop structures shows how low the voltage can scale before destroying the state information. Measurements of a 0.13- m, dual--- test chip show that reducing to near the point where state is lost gives the best power savings. We show that "canary" flip-flops provide a mechanism for observing the proximity to failure for the flip-flops. The canary flip-flops enable closed-loop standby voltage... (Update)

Active bibliography (related documents):   More   All
0.5:   A Fast Response Adaptive DC-DC Switching Converter Using.. - Ma, Ki, Tsui (2002)   (Correct)
0.3:   A Leakage Reduction Methodology for Distributed MTCMOS - Calhoun, Honore, Chandrakasan (2004)   (Correct)
0.3:   Leakage Control through Fine-Grained Placement and Sizing .. - Khandelwal, Srivastava (2004)   (Correct)

Similar documents based on text:   More   All
0.4:   Dual-Threshold Voltage Techniques for Low-Power Digital Circuits - Kao, Chandrakasan (2000)   (Correct)
0.3:   A 175-mV Multiply-Accumulate Unit Using an Adaptive.. - Kao, Miyazaki.. (2002)   (Correct)
0.3:   Systemwide Energy Minimization in Real-Time Embedded Systems - Jejurikar, Gupta (2004)   (Correct)

BibTeX entry:   (Update)

@misc{ calhoun-standby,
  author = "Benton H. Calhoun and Anantha P. Chandrakasan",
  title = "Standby Power Reduction Using Dynamic Voltage Scaling and Canary Flip-Flop
    Structures",
  url = "citeseer.ist.psu.edu/calhoun04standby.html" }
Citations (may not include all citations):
64   Design challenges of technology scaling (context) - Borkar - 1999  ACM
24   BSIM: Berkeley shortchannel IGFET model for MOS transistors (context) - Sheu, Scharfetter et al. - 1987
17   Low-power design: Ways to approach the limits (context) - Vittoz - 1994
13   Estimation of standby leakage power in CMOS circuits conside.. - Chen - 1998  ACM
8   Intrinsic leakage in low power deep submicron CMOS ICs (context) - Keshavarzi, Roy et al. - 1997  ACM
7   Design methodology for fine-grained leakage control in MTCMO.. (context) - Calhoun, Honore et al. - 2003  ACM   DBLP
5   Design and implementation of a scalable encryption processor.. (context) - Goodman, Chandrakasan et al. - 1999  ACM   DBLP
5   MTCMOS sequential circuits (context) - Kao, Chandrakasan - 2001
2   Variable supply-voltage scheme with 95%-efficiency DC-DC con.. (context) - Ichiba - 1999  ACM
1   Standby voltage scaling for reduced power (context) - Calhoun, Chandrakasan - 2003
1   A self-controllable-voltage-level (SVL) circuit for low-powe.. (context) - Enamoto - 2002
1   High-performance and low-power challenges for sub-70 nm micr.. (context) - Krishnamurthy - 2002
1   Ion-implanted complimentary MOS transistors in low-voltage c.. (context) - Swanson, Meindl - 1972

Documents on the same site (http://www-mtl.mit.edu/research/icsystems/pubs/journals.shtml):   More
Dynamic Power Management in Wireless Sensor Networks - Sinha (2001)   (Correct)
A Micropower Programmable DSP Using Approximate Signal.. - Amirtharajah.. (2004)   (Correct)
Vibration-to-Electric Energy Conversion - Scott Meninger Jose (2001)   (Correct)

Online articles have much greater impact   More about CiteSeer.IST   Add search form to your site   Submit documents   Feedback  

CiteSeer.IST - Copyright Penn State and NEC