Roger A. Bringmann, Scott A. Mahlke, Richard E. Hank, John C. Gyllenhaal, Wen-mei W. Hwu  Home/Search
Context Related
| uiuc.edu/pub/IMPAC...93suppression.ps uiuc.edu/IMPACT/ft...93suppression.ps Cached: PS.gz PS PDF This document uses CoBlitz to cache paper downloads. If your firewall is blocking outgoing connections to port 3125, you can use these links to download local copies.
Image Update HelpPS.gz PS PDF From: uiuc.edu/Impact...ger_A_Bringmann (more) From: uiuc.edu/Impact/pap...fconference (Enter author homepages) |
Rate this article:      (best)Comment on this article |
Abstract: Compiler-controlled speculative execution has been shown to be effective in increasing the available instruction level parallelism (ILP) found in non-numeric programs. An important problem with compiler-controlled speculative execution is to accurately report and handle exceptions caused by speculatively executed instructions. Previous solutions to this problem incur either excessive hardware overhead or extra register pressure. This paper introduces a new architecture scheme referred to as... (Update)
Context of citations to this paper: More
.... Three examples of speculation models that fall into this category are boosting [7] sentinel scheduling [8] and write back suppression [9]. Figure 1: Classifications of compiler controlled speculation models. based upon the speculation model and the processor support. As...
...remains. Operand availability of re execution instructions must be preserved by the compiler s register allocation. Bringmann et al. [3] have proposed an architectural technique for this recovery problem in a specific scheduling model (superblock scheduling [4] where...
Cited by: More
Instruction Scheduling in the Presence of Java's Runtime .. - Arnold, Hsiao, Kremer.. (1999) (Correct)
Memory Disambiguation To Facilitate Instruction-Level.. - Gallagher (1995) (Correct)
Sentinel Scheduling with Recovery Blocks - August, Deitrich, Mahlke (1995) (Correct)
Similar documents (at the sentence level):
43.9%: Enhancing Instruction Level Parallelism Through.. - Bringmann (1995) (Correct)
Active bibliography (related documents): More All
0.0: Loop Optimization Techniques On Multi-Issue Architectures - Kaiser (Correct)
0.0: Modulo Scheduling With Isomorphic Control Transformations - Warter (1994) (Correct)
0.0: Condition Awareness Support For Predicate Analysis And Optimization - Sias (1999) (Correct)
Similar documents based on text: More All
0.2: Systematic Compilation For Predicated Execution - August (2000) (Correct)
0.2: Eager Writeback - a Technique for Improving Bandwidth.. - Lee, Tyson, Farrens (2000) (Correct)
0.2: Characterizing the Impact of Predicated Execution.. - Mahlke, Hank.. (1994) (Correct)
Related documents from co-citation: More All
6: Sentinel scheduling: A model for compiler-controlled speculative execution (context) - Mahlke, Chen et al. - 1993
6: Trace Scheduling: A Technique for Global Microcode Compaction (context) - Fisher - 1981
5: A VLIW Architecture for a Trace Scheduling Compiler (context) - Colwell, Nix et al. - 1988
BibTeX entry: (Update)
R. A. Bringmann, S. A. Mahlke, R. E. Hank, J. C. Gyllenhaal, and W. W. Hwu, "Speculative execution exception recovery using write-back suppression," in Proceedings of 26th Annual International Symposium on Microarchitecture, December 1993. http://citeseer.ist.psu.edu/bringmann93speculative.html More
@inproceedings{ bringmannspeculative,
author = "Roger A. Bringmann and Scott A. Mahlke and Richard E. Hank and John C. Gyllenhaal and Wen-mei W. Hwu",
title = "Speculative Execution Exception Recovery using Write-Back Suppression",
pages = "214--223",
url = "citeseer.ist.psu.edu/bringmann93speculative.html" }
Citations (may not include all citations):407 Trace scheduling: A technique for global microcode compactio.. (context) - Fisher - 1981
160 IMPACT: An architectural framework for multiple-instruction-.. - Chang, Mahlke et al. - 1991
82 Limits on multiple instruction issue - Smith, Johnson et al. - 1989
66 Boosting beyond static scheduling in a superscalar processor - Smith, Lam et al. - 1990
57 The inhibition of potential parallelism by conditional jumps (context) - Riseman, Foster - 1972
52 Efficient superscalar performance through boosting - Smith, Horowitz et al. - 1992
47 Sentinel scheduling for VLIW and superscalar processors - Mahlke, Chen et al. - 1992
13 Machine independent register allocation for the IMPACT-I C c.. - Hank - 1993
The graph only includes citing articles where the year of publication is known.
Documents on the same site (http://www.crhc.uiuc.edu/Impact/people/graduated/Roger_A_Bringmann.html): More
Register Connection: A New Approach to Adding Registers into.. - Tokuzo Kiyohara (1993) (Correct)
Effective Compiler Support for Predicated Execution .. - Mahlke, Lin, Chen, .. (1992) (Correct)
Superblock Formation Using Static Program Analysis - Hank, Mahlke, Bringmann.. (1993) (Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC