Ravi Bhargava, Juan Rubio, Lizy K. John  Home/Search
Context
Related
| utexas.edu/project...A_TR02052401.pdf Cached: PS.gz PS PDF This document uses CoBlitz to cache paper downloads. If your firewall is blocking outgoing connections to port 3125, you can use these links to download local copies.
Image Update HelpPS.gz PS PDF From: utexas.edu/project...publications (more) Homepages: R.Bhargava J.Rubio L.John |
Rate this article:      (best)Comment on this article |
Abstract: Performing multiple, accurate, low-latency predictions is crucial to improving instruction throughput in future wide-issue microprocessors. However, demands of wide-issue processing coupled with implementation challenges posed by high clock frequencies present obstacles to these prediction goals. This paper proposes the Traveling Speculation framework to accommodate predictions in a wide-issue environment. Instead of using large centralized data tables to perform predictions, distributed... (Update)
Active bibliography (related documents): More All
1.7: Instruction History Management for High-Performance Microprocessors - Bhargava (2003) (Correct)
0.8: Value Prediction Design for High-Frequency Microprocessors - Bhargava, John (2002) (Correct)
0.7: Latency and Energy Aware Value Prediction for High-Frequency.. - Bhargava, John (2002) (Correct)
Similar documents based on text: More All
0.6: Performance and Energy Impact of Instruction-Level Value.. - Bhargava, John (2003) (Correct)
0.5: Understanding the Iimpact of x86/NT Computing on.. - Bhargava, Rubio.. (2001) (Correct)
0.5: Cluster Assignment Strategies for a Clustered Trace Cache.. - Bhargava, John (2003) (Correct)
BibTeX entry: (Update)
@misc{ bhargava-traveling,
author = "Ravi Bhargava and Juan Rubio and Lizy K. John",
title = "Traveling Speculations: An Integrated Prediction Strategy for Wide-Issue Microprocessors",
month = may,
year = "2002",
url = "citeseer.ist.psu.edu/bhargava02traveling.html" }
Citations (may not include all citations):275 Shade: A fast instruction-set simulator for execution profil.. - Cmelik, Keppel - 1993
183 Trace cache: a low latency approach to high bandwidth instru.. - Rotenberg, Bennett et al. - 1996
170 The national technology roadmap for semiconductors (context) - Association - 1999
147 Alternative implementations of two-level adaptive branch pre.. - Yeh, Patt - 1992
139 The predictability of data values - Sazeides, Smith - 1997
117 Clock rate versus IPC: The end of the road for conventional .. - Agarwal, Hrishikesh et al. - 2000
116 Highly accurate data value prediction using hybrid predictor.. - Wang, Franklin - 1997
110 Improving the accuracy of dynamic branch prediction using br.. (context) - Pan, So et al. - 1992
103 Speculative execution based on value prediction - Gabbay, Mendelson - 1996
67 Profileme: Hardware support for instruction-level profiling .. - Dean, Hicks et al. - 1997
64 The microarchitecture of the Pentium 4 processor (context) - Hinton, Sager et al. - 2001
61 Improving the accuracy and performance of memory communicati.. - Tyson, Austin - 1997
57 The Agree Predictor: A mechanism for reducing negative branc.. - Sprangle, Chappell et al. - 1997
54 Dynamic path-based branch correlation (context) - Nair - 1995
46 Streamlining inter-operation memory communication via data d.. (context) - Moshovos, Sohi - 1997
44 Dynamic history-length fitting: a third level of adaptivity .. (context) - Juan, Sanjeevan et al. - 1998
42 An integrated cache timing and power model (context) - Reinman, Jouppi - 1999
37 The fill-unit approach to multiple instruction issue - Franklin, Smotherman - 1994
37 Putting the fill unit to work: Dynamic optimizations for tra.. - Friendly, Patel et al. - 1998
37 A hardware-driven profiling scheme for identifying hot spots.. - Merten, Trick et al. - 1999
36 Hardware support for large atomic units in dynamically sched.. (context) - Melvin, Shebanow et al. - 1988
34 The potential of data value speculation to boost ILP (context) - Gonzalez, Gonzalez - 1998
33 Dynamic flow instruction cache memory organized around trace.. (context) - Peleg, Weiser - 1994
32 SPEC CPU (context) - Evaluation
26 Instruction pre-processing in trace processors - Jacobson, Smith - 1999
26 The block-based trace cache - Black, Rychlik et al. - 1999
25 The impact of delay on the design of branch predictors - Jimenez, Keckler et al. - 2000
24 Predicting data cache misses in non-numeric applications thr.. - Mowry, Luk - 1997
19 Accurate and practical profile-driven compilation using the .. - Conte, Menezes et al. - 1996
15 Alternative fetch and issue policies for the trace cache fet.. - Friendly, Patel et al. - 1997
13 Digital Western Research Labs (context) - McFarling, predictors et al. - 1993
13 Decoupled value prediction on trace processors - Lee, Wang et al. - 2000
12 Superspeculative microarchitecture for beyond AD - Lipasti, Shen - 2000
9 Classifying load and store instructions for memory renaming - Reinman, Calder et al. - 1999
7 On some implementation issues for value prediction on wide-i.. (context) - Lee, Yew - 2000
5 ect of instruction fetch bandwidth on value prediction (context) - Gabbay, Mendelson - 1998
5 cacy and performance impact of value prediction (context) - Rychlik, Faistl et al. - 1998
5 Expansion caches for superscalar microprocessors (context) - Johnson - 1994
4 Critical issues regarding the trace catch fetch mechanism (context) - Patel, Friendly et al. - 1997
2 The store-load address table and speculative register promot.. (context) - Posti, Greene et al. - 2000
1 Ahardware mechanism for dynamic execution and relayout of pr.. (context) - Merten, Trick et al. - 2000
Documents on the same site (http://www.ece.utexas.edu/projects/ece/lca/publications.html): More
Exploiting SIMD Parallelism in DSP and Multimedia Algorithms.. - Nguyen, John (1999) (Correct)
The Effects of Memory-Access Ordering on Multiple-Issue.. - Grayson, John, Chase (1998) (Correct)
Design of a Highly Reconfigurable Interconnect for Array.. - Kurian, Brewer, John (Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC