(Enter summary)
Abstract: One of the new extensions in EPIC architectures are cache hints. On each memory
instruction, two kinds of hints can be attached: a source cache hint and a target
cache hint. The source hint indicates the true latency of the instruction, which is
used by the compiler to improve the instruction schedule. The target hint indicates
at which cache levels it is profitable to retain data, allowing to improve cache
replacement decisions at run time. A compile-time method is presented which calculates... (Update)
Cited by: More
Software Methods to Improve Data Locality and Cache Behavior - Beyls (2004)
(Correct)
Similar documents (at the sentence level):
12.6%: Compile-Time Cache Hint Generation for EPIC Architectures - Beyls, D'Hollander (2002)
(Correct)
5.1%: Reuse Distance-Based Cache Hint Selection - Beyls, D'Hollander (2002)
(Correct)
Active bibliography (related documents): More All
0.6: Experiences with Enumeration of Integer.. - Verdoolaege.. (2004)
(Correct)
0.6: A Locality-Aware Cooperative Cache Management Protocol to.. - Song Jiang Kei
(Correct)
0.5: Analytical Computation of Ehrhart Polynomials and.. - Seghir.. (2004)
(Correct)
Similar documents based on text:
4.0: Unknown -
(Correct)
Related documents from co-citation: More All
4: Improving effective bandwidth through compiler enhancement of global and dynamic..
- Ding
4: Parametric Analysis of Polyhedral Iteration Spaces
- Ph - 1996
4: Analytical computation of Ehrhart polynomials and its applications in compile-ti..
- Seghir, Verdoolaege et al. - 2004
BibTeX entry: (Update)
K. Beyls and E. D'Hollander. Generating cache hints for improved program efficiency. Journal of Systems Architecture, 2004. in submission. 7.1 http://citeseer.ist.psu.edu/beyls04generating.html More
@misc{ beyls04generating,
author = "K. Beyls and E. D'Hollander",
title = "Generating cache hints for improved program efficiency",
text = "K. Beyls and E. D'Hollander. Generating cache hints for improved program
efficiency. Journal of Systems Architecture, 2004. in submission. 7.1",
year = "2004",
url = "citeseer.ist.psu.edu/beyls04generating.html" }
Citations (may not include all citations):
717
Theory of Linear and Integer Programming (context) - Schrijver - 1986
474
A data locality optimizing algorithm (context) - Wolf, Lam - 1991
443
Improving direct-mapped cache performance by the addition of..
- Jouppi - 1990
344
Design and evaluation of a compiler algorithm for prefetchin..
- Mowry, Lam et al. - 1992
294
High Performance Compilers for Parallel Computing (context) - Wolfe - 1996
232
A study of replacement algorithms for a virtual-storage comp.. (context) - Belady - 1966
175
Evaluating associativity in CPU caches (context) - Hill, Smith - 1989
162
Improving data locality with loop transformations
- McKinley, Carr et al. - 1996
88
Data-centric multi-level blocking
- Kodukula, Ahmed et al. - 1997
83
Data transformations for eliminating conflict misses
- Rivera, Tseng - 1998
73
Cache-conscious structure layout
- Chilimbi, Hill et al. - 1999
72
Counting solutions to linear and nonlinear constraints throu..
- Clauss - 1996
70
Maximizing loop parallelism and improving data locality via ..
- Kennedy, McKinley - 1993
58
Nonlinear array layouts for hierarchical memory systems
- Chatterjee, Jain et al. - 1999
58
Counting solutions to Presburger formulas: How and why
- Pugh - 1994
52
A modified approach to data cache management
- Tyson, Farrens et al. - 1995
49
Parametric analysis of polyhedral iteration spaces
- Clauss, Loechner - 1998
37
Skewed-associative caches (context) - Seznec, Bodin - 1993
34
Automatic parallelization in the polytope model
- Feautrier - 1996
33
Exact analysis of the cache behavior of nested loops (context) - Chatterjee, Parker et al. - 2001
23
Data prefetch mechanisms
- Vanderwiel, Lilja - 2000
22
Cache miss heuristics and preloading techniques for general-.. (context) - Ozawa, Kimura et al. - 1995
21
HPL PD architecture specification: Version (context) - Kathail, Schlansker et al. - 2000
21
EPIC: Explicitly parallel instruction computing
- Schlansker, Cover - 2000
21
A matrix-based approach to the global locality optimization ..
- Kandemir, Choudhary et al. - 1998
19
Design of the HP PA 7200 CPU
- Chan, Hay et al. - 1996
19
Synthesizing transformations for locality enhancement of imp..
- Ahmed, Mateev et al. - 2000
16
Cache performance for selected SPEC CPU (context) - Cantin, Hill
15
Cache Miss Equations: Compiler Analysis Framework for Tuning.. (context) - Ghosh - 1999
14
Reuse distance as a metric for cache behavior
- Beyls, D'Hollander - 2001
11
Using the compiler to improve cache replacement decisions
- Wang, McKinley et al. - 2002
10
Compiler generated multithreading to alleviate memory latenc..
- Beyls, D'Hollander - 2000
9
Modified LRU policies for improving second-level cache behav.. (context) - Wong, Baer - 2000
9
Predicting whole-program locality through reuse distance ana..
- Ding, Zhong - 2003
8
A locality sensitive multi-module cache with explicit manage.. (context) - Sanchez, Gonzalez - 1999
8
Machine-description driven compilers for EPIC and VLIW proce.. (context) - Rau, Kathail et al. - 1999
7
Software-assisted replacement mechanisms for embedded system.. (context) - Jain, Devadas et al. - 2001
6
Let's study whole-program cache behavior analytically (context) - Vera, Xue - 2002
6
Compile-time performance prediction of scientific programs (context) - Cascaval - 2000
4
MIST: An algorithm for memory miss tra#c management (context) - Grun, Dutt et al. - 2000
4
Compiler-assisted cache replacement: Problem formulation and..
- Yang, Govindarajan et al. - 2003
4
Software Methods to Improve Data Locality and Cache Behavior
- Beyls - 2004
4
The Fortran parallel transformer and its programming environ.. (context) - D'Hollander, Zhang et al. - 1998
3
A compiler tool to predict memory hierarchy performance of s..
- Fraguela, Doallo et al. - 2004
3
Analytical computation of Ehrhart polynomials: Enabling more..
- Verdoolaege, Seghir et al. - 2004
3
Technical Report MSU-CSE (context) - Brehob, Enbody et al. - 1999
3
An integer linear programming approach for optimizing cache ..
- Kandemir, Banerjee et al. - 1999
3
Compiler-directed resource management for active code region..
- Sree, Settle et al. - 2003
3
accurate and flexible data locality analysis (context) - Sanchez, Gonzalez - 1998
2
Reuse-distance-based miss-rate prediction on a per instructi..
- Fang, Carr et al. - 2004
1
Using hammock graphs to structure programs (context) - Zhang, D'Hollander - 2004
http://freshmeat.net/projects/barvinok
http://sourceforge.net/projects/open64
Documents on the same site (http://www.elis.ugent.be/~kbeyls/): More
The Processor-Memory Gap: Cache Remapping and Related Techniques - Beyls
(Correct)
Cache Behavior Analysis without Profiling - Beyls, D'Hollander
(Correct)
Cache Remapping to Improve the Performance of Tiled Algorithms - Beyls, D'Hollander
(Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC