Alternate document:   Details   Library of Parameterized Hardware Modules for Floating-Point Arithmetic With An Example Application (02) Pavle Belanovic

See this document in CiteSeerX!

A Library of Parameterized Floating-point Modules And Their Use (2002)  (Make Corrections)  (3 citations)
Pavle Belanovic, Miriam Leeser
12th International Conference on Field Programmable Logic and Application, FPL 2002



  Home/Search   Context   Related

 
View or download:
nt.tuwien.ac.at/cd...anovic_fpl2002.pdf
Cached:  PDF   PS.gz  PS  Image  Update  Help

From:  nt.tuwien.ac.at/cd...publications (more)
(Enter author homepages)

Rate this article: (best)
  Comment on this article  
(Enter summary)

Abstract: We present a parameterized floating-point library for use with reconfigurable hardware. Our format is both general and flexible. All IEEE formats are a subset of our format, as are all previously published floating-point formats for reconfigurable hardware. We have developed a library of fully parameterized hardware modules for format control, arithmetic operations and conversion to and from any fixed-point format. (Update)

Context of citations to this paper:   More

...width variation as a means to control precision. A floating point library containing units with parameterized bitwidth was described in [2]. In this library, mantissa and exponent bit width can be customized. The library includes a unit that can convert between fixed point and...

Cited by:   More
FPGAs vs. CPUs: Trends in Peak Floating-Point - Keith Underwood Sandia   (Correct)
Closing the gap: CPU and FPGA Trends in sustainable.. - Performance Keith..   (Correct)
Floating Point Unit Generation and Evaluation for FPGAs - Jian Liang And (2003)   (Correct)

Active bibliography (related documents):   More   All
1.7:   Library of Parameterized Hardware Modules for Floating-Point.. - Belanovic (2002)   (Correct)
0.2:   A Re-evaluation of the Practicality of.. - Ligon, III.. (1998)   (Correct)
0.2:   Using Delayed Addition Techniques to Accelerate Integer and.. - Luo, Martonosi   (Correct)

Similar documents based on text:   More   All
0.3:   Applying Reconfigurable Hardware to the Analysis.. - Leeser.. (2001)   (Correct)
0.3:   The DT-Model: High-Level Synthesis Using Data Transfers - Tarafdar, Leeser (1998)   (Correct)
0.3:   Algorithmic Transformations in the Implementation of.. - Estlick, Leeser, Theiler (2001)   (Correct)

Related documents from co-citation:   More   All
2:   Quantitative Analysis of Floating Point Arithmetic on FPGA Based Custom Computin.. (context) - Shirazi, Walters et al. - 1995
2:   Automating Customisation of Floating-point Designs (context) - Gaffar, Luk et al. - 2002
2:   Implementation of IEEE Single Precision Floating Point Addition and Multiplicati.. (context) - Louca, Cook et al. - 1996

BibTeX entry:   (Update)

P. Belanovic and M. Leeser. A Library of Parameterized Floating Point Modules and Their Use. In Proceedings, International Conference on Field Programmable Logic and Applications, Montpelier, France, Aug. 2002. http://citeseer.ist.psu.edu/belanovic02library.html   More

@inproceedings{ belanovic02,
  author = "{P. Belanovi\'{c}} and M. Leeser",
  title = "A Library of Parameterized Floating Point Modules and Their Use",
  booktitle = "12th International Conference on Field Programmable Logic and Application, FPL 2002",
  pages = "657-666",
  month = "September",
  year = "2002",
  address = "Montpellier, France",
  url = "citeseer.ist.psu.edu/belanovic02library.html" }
Citations (may not include all citations):
133   IEEE Standard for Binary Floating-Point Arithmetic (context) - Board - 1985
31   Quantitative Analysis of Floating Point Arithmetic on FPGA B.. (context) - Shirazi, Walters et al. - 1995
19   A Re-evaluation of the Practicality of Floating-Point Operat.. - McMillan, Monn et al. - 1998
9   Implementation of IEEE Single Precision Floating Point Addit.. (context) - Louca, Cook et al. - 1996
9   Field Programmable Gate Arrays and Floating Point Arithmetic (context) - Fagin, Renard - 1994
7   Algorithmic transformations in the implementation of k-means.. - Estlick, Leeser et al. - 2001
4   A Flexible Floating-Point Format for Optimizing Data-Paths a.. (context) - Dido, Geraudie et al.
2   Feasibility of Floating-Point Arithmetic in Reconfigurable C.. (context) - Sahin, Gloster et al. - 2000
2   Pipelined Floating-Point Arithmetic Optimized for FPGA Archi.. (context) - Stamoulis, White et al. - 1999

Documents on the same site (http://www.nt.tuwien.ac.at/cdlab/user/pbelanov/publications.html):
Library of Parameterized Hardware Modules for Floating-Point.. - Belanovic (2002)   (Correct)
Design Methodology of Signal Processing Algorithms - Belanovic, Holzer, Micusik.. (2003)   (Correct)

Online articles have much greater impact   More about CiteSeer.IST   Add search form to your site   Submit documents   Feedback  

CiteSeer.IST - Copyright Penn State and NEC