Power and performance tradeoffs using various caching strategies (1998) [26 citations — 0 self]
|
Popular Tags
No tags have been applied to this document.
BibTeX | Add To MetaCart
@INPROCEEDINGS{Albera98powerand,author = {Gianluca Albera and R. Iris Bahar},
title = {Power and performance tradeoffs using various caching strategies},
booktitle = {In International Symposium on Low Power Electronic Design},
year = {1998},
pages = {64--69},
publisher = {ACM Press}
}
Years of Citing Articles
Abstract:
In this paper, we will propose several different data and instruction cache configurations and analyze their power as well as performance implications on the processor. Unlike most existing work in low power microprocessor design, we explore a high performance processor with the latest innovations for performance. Using a detailed, architectural-level simulator, we evaluate full system performance using several different power/performance sensitive cache configurations. We then use the information obtained from the simulator to calculate the energy consumption of the memory hierarchy of the system. Based on the results obtained from these simulations, we will determine the general characteristics of each cache configuration. We will also make recommendations on how best to balance power and performance tradeoffs in memory hierarchy design. 1
