See this document in CiteSeerX!

Adaptive Cache Compression for High-Performance Processors (2004)  (Make Corrections)  (5 citations)
Alaa R. Alameldeen, David A. Wood
31 st Annual International Symposium on Computer Architecture



  Home/Search   Context   Related

 
View or download:
wisc.edu/multiface...ve_compression.pdf
Cached:  PS.gz  PS  PDF   Image  Update  Help

From:  virtutech.com/prod...publications (more)
(Enter author homepages)

Rate this article: (best)
  Comment on this article  
(Enter summary)

Abstract: Modern processors use two or more levels of cache memories to bridge the rising disparity between processor and memory speeds. Compression can improve cache performance by increasing effective cache capacity and eliminating misses. However, decompressing cache lines also increases cache access latency, potentially degrading performance. (Update)

Cited by:   More
A Compressed Memory Hierarchy Using an Indirect Index Cache - Hallnor, Reinhardt (2004)   (Correct)
The V-Way Cache: Demand Based Associativity via Global.. - Qureshi, Thompson, Patt (2004)   (Correct)
An Analytical Model for Software-Only Main Memory Compression - Chihaia, Gross (2004)   (Correct)

Active bibliography (related documents):   More   All
1.0:   Selective Main Memory Compression by Identifying Program Phase .. - Nakar, Weiss (2004)   (Correct)
0.6:   Compressibility Characteristics of Address/Data Transfers in.. - Kant, Iyer   (Correct)
0.6:   Design and Performance of Compressed Interconnects for High.. - High   (Correct)

Similar documents based on text:   More   All
0.1:   Cv - Hughes   (Correct)
0.1:   Timestamp Snooping: An Approach for Extending SMPs - Martin, Sorin, Ailamaki.. (2000)   (Correct)
0.1:   Using Prediction to Accelerate Coherence Protocols - Mukherjee, Hill (1998)   (Correct)

Related documents from co-citation:   More   All
4:   A Fully Associative Software -Managed Cache Design (context) - Hallnor, Reinhardt - 2000
3:   Performance of hardware compressed main memory - Abali, Franke et al. - 2000
3:   Networkoriented full-system simulation using M (context) - Binkert, Hallnor et al. - 2003

BibTeX entry:   (Update)

A. Alameldeen, D. Wood, "Adaptive Cache Compression for High-Performance Processors ", To appear in the 31 st Annual International Symposium on Computer Architecture, June 2004. http://citeseer.ist.psu.edu/alameldeen04adaptive.html   More

@inproceedings{ alameldeen04adaptive,
  author = "A. Alameldeen and D. Wood",
  title = "Adaptive Cache Compression for High-Performance Processors",
  booktitle = "31 st Annual International Symposium on Computer Architecture",
  month = jun,
  year = "2004",
  url = "citeseer.ist.psu.edu/alameldeen04adaptive.html" }
Citations (may not include all citations):
132   The Alpha 21264 Microprocessor (context) - Kessler - 1999
107   Memory System Characterization of Commercial Workloads - Barroso, Gharachorloo et al. - 1998
103   Evaluation Techniques for Storage Hierarchies (context) - Mattson, Gecsei et al. - 1970
79   Automatically Characterizing Large Scale Program Behavior - Sherwood, Perelman et al. - 2002
64   The microarchitecture of the Pentium 4 processor (context) - Hinton, Sager et al. - 2001
58   Generating Representative Web Workloads for Network and Serv.. - Barford, Crovella - 1998
55   Cramming More Components onto Integrated Circuits (context) - Moore - 1965
55   The YAGS Branch Prediction Scheme (context) - Eden, Mudge - 1998
41   POWER4 System Microarchitecture (context) - Tendler, Dodson et al. - 2002
40   Accurate Indirect Branch Prediction - Driesen, Holzle - 1998
35   Simics: A Full System Simulation Platform (context) - Magnusson - 2002
26   A Fully Associative Software-Managed Cache Design (context) - Hallnor, Reinhardt - 2000
23   The Compression Cache: Using On-line Compression to Extend P.. - Douglis - 1993
18   The Effects of Mispredicted-Path Execution on Branch Predict.. (context) - Jourdan, Hsing et al. - 1996
17   Dynamic Base Register Caching: A Technique for Reducing Addr.. - Farrens, Park - 1991
17   The Case for Compressed Caching in Virtual Memory Systems - Wilson, Kaplan et al. - 1999
15   Frequent Value Locality and Value-centric Data Cache Design - Zhang, Yang et al. - 2000
13   Creating a Wider Bus Using Caching Techniques - Citron, Rudolph - 1995
11   Variability in Architectural Simulations of Multi-threaded W.. - Alameldeen, Wood - 2003
11   Frequent Value Compression in Data Caches - Yang, Zhang et al. - 2000
10   Bandwidth Adaptive Snooping - Martin, Sorin et al. - 2002
9   Design and Evaluation of a Selective Compressed Memory Syste.. (context) - Lee, Hong et al. - 1999
9   Parallel Compression with Cooperative Dictionary Constructio.. (context) - Franaszek, Robinson et al. - 1996
9   Prefetching System for a Cache Having a Second Directory for.. (context) - Pomerene, Puzak et al. - 1989
9   Design and Performance of a Main Memory Hardware Data Compre.. (context) - Kjelso, Gooch et al. - 1996
8   Full System Timing-First Simulation - Mauer, Hill et al. - 2002
5   Commercial Server on a $2K PC (context) - Alameldeen, Martin et al. - 2003
5   Machine Organization of the IBM RISC System/6000 Processor (context) - Grohoski - 1990
4   Frequent Value Locality and its Applications - Yang, Gupta - 2002
3   Swap Compression: Resurrecting Old Ideas - Cortes, Becerra et al. - 2000
3   Hardware-Assisted Data Compression for Energy Minimization i.. - Benini, Bruni et al. - 2002
3   IBM Memory Expansion Technology (context) - Tremaine, Franaszek et al. - 2001
3   chip Cache Compression Technique to Reduce Decompression Ove.. (context) - Lee, Hong et al. - 2000
2   The Compression Cache: Virtual Memory Compression for Handhe.. - Freedman - 2000
1   The Optimal Logic Depth Per Pipeline Stage is 6 to 8 Inverte.. (context) - Hrishikesh, Jouppi et al. - 2002
1   Frequent Pattern Compression: A Significance-Based Compressi.. (context) - Alameldeen, Wood - 2004
1   A Compressed Memory Hierarchy using an Indirect Index Cache - Hallnor, Reinhardt - 2004
1   An Adaptive Data Compression Scheme for Memory Traffic Minim.. (context) - Benini, Bruni et al. - 2002
1   A Dynamically Partitionable Compressed Cache (context) - Chen, Peserico et al. - 2003
1   Effective Algorithms for Cache-level Compression (context) - Ahn, Yoo et al. - 2001
1   IEEE Transactions on Computers (context) - Seznec, Caches - 1997
1   Adaptive Methods to Minimize Decompression Overhead for Comp.. (context) - Lee, Hong et al. - 2003
http://www.spec.org

Documents on the same site (http://www.virtutech.com/products/publications.html):   More
Using Speculation to Simplify Multiprocessor Design - Sorin, al. (2004)   (Correct)
In Partial Fulfillment - Of The Requirements   (Correct)
Using SimICS to Evaluate the Penny System - Montelius, Magnusson (1997)   (Correct)

Online articles have much greater impact   More about CiteSeer.IST   Add search form to your site   Submit documents   Feedback  

CiteSeer.IST - Copyright Penn State and NEC