(Enter summary)
Abstract: CONTENTS
DEDICATION . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . iii
ACKNOWLEDGMENTS . . . . . . . . . . . . . . . . . . . . . . . . . . . iv
LIST OF TABLES . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . viii
LIST OF FIGURES . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ix
SUMMARY . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . xii
I INTRODUCTION . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
1.1 Problem... (Update)
Context of citations to this paper: More
.... 27 in realistic examples when compared to the traditional spin lock mechanism at a very small ( 13,000 gates) hardware cost [1] 2] [3]. However, it is also desired to be able to customize configure and parameterize (according to the customer specifications) the SoCLC with...
.... as input the following four items: Hardware RTOS Library This hardware RTOS library currently consists of SoCLC, SoCDDU and SoCDMMU [1, 2, 7, 3, 4, 5]. Base System Library The base system library consists of basic elements such as bus arbiters and memory elements such as...
Cited by: More
The System-on-a-Chip Lock Cache - Akgul (2004)
(Correct)
PARLAK: Parametrized Lock Cache Synthesizer - Akgul, Mooney (2002)
(Correct)
Hardware/Software Partitioning of Operating Systems - Vincent Mooney Iii (2003)
(Correct)
Active bibliography (related documents): More All
1.4: Hardware Support for Priority Inheritance - Bilge Akgul Vincent (2003)
(Correct)
0.8: Embedded Software Streaming via Block Streaming - Kuacharoen (2004)
(Correct)
0.8: Characterization of TCC on Chip-Multiprocessors - Austen Mcdonald Jaewoong (2005)
(Correct)
System load high. Please wait...
Timeout. Please try your query later.
Similar documents based on text: More All
0.2: A System-on-a-Chip Lock Cache with Task Preemption Support - Akgul, Lee (2001)
(Correct)
0.1: Speculative Lock Reordering: Optimistic Out-of-Order.. - Rundberg, Stenström
(Correct)
0.1: Custom Instruction Filter Cache Synthesis for.. - Vivekanandarajah..
(Correct)
Related documents from co-citation: More All
3: Atalanta: A New Multiprocessor RTOS Kernel for System-on-a-Chip Applications (context) - Sun, Blough et al. - 2002
3: A system-on-a-chip lock cache with task preemption support
- Akgul, Lee et al. - 2001
2: Speculative Locks for Concurrent Execution of Critical Sections in SharedMemory ..
- Martinez, Torrellas - 2001
BibTeX entry: (Update)
B. E. S. Akgul and V. J. Mooney, "The system-on-a-chip lock cache," International Journal of Design Automation for Embedded Systems, vol. 7, no. 1-2, pp. 139--174, September 2002. http://citeseer.ist.psu.edu/akgul04systemchip.html More
@misc{ akgul02systemchip,
author = "B. Akgul and V. Mooney",
title = "The system-on-a-chip lock cache",
text = "B. E. S. Akgul and V. J. Mooney, The system-on-a-chip lock cache, International
Journal of Design Automation for Embedded Systems, vol. 7, no. 1-2, pp.
139--174, September 2002.",
year = "2002",
url = "citeseer.ist.psu.edu/akgul04systemchip.html" }
Citations (may not include all citations):
1575
Computer Architecture: A Quantitative Approach (context) - Hennessy, Patterson - 1996
528
Priority inheritance protocols: An approach to real-time syn.. (context) - Sha, Rajkumar et al. - 1990
496
SPLASH: Stanford parallel applications for shared-memory (context) - Singh, Weber et al. - 1992
197
The performance of spin lock alternatives for shared-memory .. (context) - Anderson - 1990
173
Hot spot contention and combining in multistage interconnect.. (context) - Pfister, Norton - 1985
105
SPLASH-2 Programs: Characterization and methodological consi.. (context) - Woo, Ohara et al. - 1995
104
Stack-based scheduling of realtime processes (context) - Baker - 1991
103
The real-time specification for Java
- Bollella, Gosling - 2000
102
Empirical studies of competitive spinning for a shared-memor..
- Karlin, Li et al. - 1991
81
Real-time synchronization protocols for multiprocessors (context) - Rajkumar, Sha et al. - 1988
80
Synchronization algorithms for sharedmemory multiprocessors (context) - Graunke, Thakkar - 1990
74
Transactional memory: Architectural support for lock-free da..
- Herlihy, Moss - 1993
70
Dynamic decentralized cache schemes for MIMD parallel proces.. (context) - Rudolph, Segall - 1984
55
Software caching and computation migration in Olden
- Carlisle, Rogers - 1995
48
Algorithms for scalable synchronization on shared memory mul.. (context) - Mellor-Crummey, Scott - 1991
40
Reactive Synchronization Algorithms for Multiprocessors
- Lim, Agarwal - 1994
27
Synchronization with multiprocessor caches (context) - Ramachandran, Lee - 1990
16
Transactional lock-free execution of lockbased programs
- Rajwar, Goodman - 2002
16
Scalable spin locks for multiprogrammed systems
- Wisniewski, Kontothanassis et al. - 1993
15
Relative performance of preemption-safe locking and non-bloc..
- Michael, Scott - 1997
12
Atalanta: a new multiprocessor RTOS kernel for system-on-a-c.. (context) - Di-Shi, Blough et al. - 2002
7
Selecting and implementing an embedded database system (context) - Olson - 2000
6
Simple, fast and practical non-blocking and blocking concurr..
- Michael, Scott - 1996
6
Implementation of general-purpose atomic primitives for dist.. (context) - Michael, Scott - 1995
6
An analysis of input/output paradigms for realtime systems (context) - Klein, Ralya - 1990
5
Multiprocessor priority ceiling based protocols
- Chen, Tripathi - 1994
4
Cache-based synchronization in shared memory multiprocessors (context) - Ramachandran, Lee - 1996
4
Speculative locks for concurrent execution of critical secti..
- Martinez, Torrellas - 2001
4
Speculative synchronization: Applying thread-level speculati..
- Martinez, Torrellas - 2002
4
The system-on-a-chip lock cache
- Akgul, Mooney - 2002
3
A system-on-a-chip lock cache with task preemption support
- Akgul, Lee et al. - 2001
3
MicroCOS II Real Time Kernel (context) - OS, Time et al. - 1999
3
E#cient synchronization: let them eat QOLB (context) - Kagi, Burger et al. - 1997
3
Hardware/software co-design of runtime schedulers for real-t..
- Mooney, DeMicheli - 2000
3
E#cient synchronization primitives for large-scale cache-coh.. (context) - Goodman, Vernon et al. - 1989
2
Priority ceiling protocol in ada (context) - Kwok-bun, Davari et al. - 1996
2
Speculative lock elison: Enabling highly concurrent multithr.. (context) - Rajwar, Goodman - 2001
2
Hardware support for priority inheritance
- Akgul, Mooney et al. - 2003
2
Real-time POSIX: an Overview
- Harbour - 1993
2
Concurrent update on multiprogrammed shared memroy multiproc..
- Michael, Scott - 1996
2
Reordered speculative execution of critical sections
- Rundberg, Stenstrom - 2002
1
cient shared-memory lock-based synchronization (context) - Kagi, Mechanisms - 1999
1
Scalability study of the ksr-1 (context) - Ramachandran, Shah - 1996
1
MIPS R4000 microprocessor user's manual (2nd edition (context) - Heinrich - 1994
1
E#cient software synchronization on large cache coherent mul.. (context) - Magnusson, Landin et al. - 1994
1
Second Edition: Interprocess Coomunications (context) - Stevens - 1999
http://www.viragelogic.com
http://www.tensilica.com
http://www.mentor.com/seamless/
http://www.synopsys.com/products/
http://www.artisan.com/
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC