See this document in CiteSeerX!

An Integrated Framework For High-Level Synthesis Of Self-Timed Circuits (1992)  (Make Corrections)  (3 citations)
Venkatesh Akella



  Home/Search   Context   Related

Links:   ACM

 
View or download:
ucdavis.edu/pub/akella/VAThesis.ps.Z
Cached:  PS.gz  PS  PDF   Image  Update  Help

From:  ucdavis.edu/cerl/asrg (more)
(Enter author homepages)

Rate this article: (best)
  Comment on this article  
(Enter summary)

Abstract: Asynchronous/self-timed designs are beginning to attract attention as promising means of dealing with the complexity of modern VLSI technology. They are characterized by absence of global clocking and concurrency limited only by the data and control dependencies. They offer the advantages of simpler timing, the absence of clock distribution related problems, composability, opportunities for incremental improvement, and robustness. This dissertation addresses the issues underlying automating... (Update)

Context of citations to this paper:   More

...la nature des donn ees, etc. Mais jusqu a pr esent, peu d outils int egr es a des environements CAO (par exemple l outil d ecrit dans [2]) existent et sont utilis es pour la conception de haut niveau de ces architectures. Dans la suite on va pr esenter une approche qui...

...la nature des donn ees, etc. Mais jusqu a pr esent, peu d outils int egr es a des environements CAO (par exemple l outil d ecrit dans [2]) existent et sont utilis es pour la conception de haut niveau de ces architectures. Dans le domaine des langages synchrones, une approche...

Cited by:   More
Flow Analysis Techniques in High Level Asynchronous.. - Akella, Gopalakrishnan   (Correct)
Vers la synth`ese automatique de circuits `a partir de.. - Krzysztof Wolinski..   (Correct)
Vers La Synthèse Automatique De Programmes Signal - Wolinski, Belhadj (1993)   (Correct)

Active bibliography (related documents):   More   All
2.0:   SHILPA: A High-Level Synthesis System for Self-timed Circuits - Akella, Gopalakrishnan (1992)   (Correct)
0.7:   Specification and Validation of Control Intensive ICs in hopCP - Akella, Gopalakrishnan (1994)   (Correct)
0.6:   A Transformational Approach To Asynchronous High-Level.. - Ganesh Gopalakrishnan.. (1993)   (Correct)

Similar documents based on text:   More   All
0.3:   Performance Analysis of Mixed Asynchronous Synchronous.. - Teich, Sriram, Thiele.. (1994)   (Correct)
0.2:   A Cell Set for Self-Timed Design Using Xilinx XC4000 Series.. - Kapilan Maheswaran (1994)   (Correct)
0.2:   Fault-Tolerant Hierarchical Networks for Shared Memory .. - Mahmud, Samaratunga.. (2002)   (Correct)

Related documents from co-citation:   More   All
3:   Translating Concurrent Communicating Programs into Asynchronous Circuits (context) - Brunvard - 1991
2:   Data-Flow to von Neumann: the SIGNAL Approach (context) - Le Guernic, Gautier - 1991
2:   The signal programming environment (context) - Le Guernic - 1992

BibTeX entry:   (Update)

Venkatesh Akella. An integrated framework for high level synthesis of self-timed circuits. PhD thesis, University of Utah, dec 1992. http://citeseer.ist.psu.edu/akella92integrated.html   More

@phdthesis{ akellaakellaintegrated,
    author = "Venkatesh Akella",
    title = "An Integrated Framework for High-level Synthesis of Self-timed Circuits",
    url = "citeseer.ist.psu.edu/akella92integrated.html" }
Citations (may not include all citations):
413   Petri Net Theory and the Modeling Of Systems (context) - Peterson - 1981  ACM
362   ML for the Working Programmer (context) - Paulson - 1991
221   An Introduction to VLSI Systems (context) - Mead, Conway - 1980
198   Trace Theory for Automatic Hierarchical Verification of Spee.. (context) - Dill - 1989
195   Department of Computer Science - Brunvand - 1992
195   ACM Transactions on Programming Languages and Systems (context) - Charlesworth - 1987
159   CML: A Higher-order Concurrent Language (context) - Reppy - 1991  DBLP
138   Synthesis of Self-timed VLSI Circuits from Graph Theoretic S.. (context) - Chu - 1987
138   The Highlevel Synthesis of Digital Systems (context) - McFarland, Parker et al. - 1990
108   Programming in VLSI: From Communicating Processes to Delay-I.. (context) - Martin - 1989  ACM
96   Using Unfoldings to Avoid the State Explosion Problem in the.. (context) - McMillan - 1992  ACM   DBLP
86   Stubborn sets for Reduced State Space Generation (context) - Valmari - 1989  ACM   DBLP
80   The Design of an Asynchronous Microprocessor (context) - Martin, Burns et al. - 1989  ACM
76   Performance Evaluation of Asynchronous Concurrent Systems Us.. (context) - Ramamoorthy, Ho - 1980  ACM   DBLP
67   Higher-order Concurrency - Reppy - 1992  ACM
63   and Application of Functional Programming languages (context) - Hudak - 1989
52   The Semantics of Programming Languages: An Elementary Introd.. (context) - Hennessy - 1990
52   The Limitations to Delay-insensitivity in Asynchronous Circu.. (context) - Martin - 1990  ACM
50   Automatic Synthesis of Asynchronous Circuits from High-level.. (context) - Meng, Brodersen et al. - 1989
50   Algorithms for Synthesis of Hazard-free Asynchronous Circuit.. - Lavagno, Keutzer et al. - 1991  ACM   DBLP
45   Translating Programs into Delay Insensitive Circuits (context) - Ebergen - 1989
44   Kluwer Academic Publishers (context) - Camposano, Wolf - 1991
39   Algorithmic and Register-Transfer Level Synthesis: The Syste.. (context) - Thomas, Lagnese et al. - 1990
38   Synthesis of Digital Designs from Recursion Equations (context) - Johnson - 1984  ACM
34   Synthesis of Asynchronous State Machines Using a Local Clock (context) - Nowick, Dill - 1991
27   Translating Concurrent Communicating Programs into Delay-Ins.. (context) - Brunvand, Sproull - 1989
27   Translating Concurrent Communicating Programs into Asynchron.. (context) - Brunvand - 1991  ACM
27   Practical Asynchronous Controller Design - Nowick, Yun et al. - 1992  ACM   DBLP
24   HardwareC - A Language for Hardware Design (context) - Ku, Micheli - 1990
24   Synchronization Design for Digital Systems (context) - Meng - 1991
22   Using Partial Order Semantics to avoid the State Explosion P.. (context) - Probst, Li - 1990
22   Synthesis of Hazardfree Asynchronous Circuits from Graphical.. (context) - Moon, Stephan et al. - 1991
22   The Aggregate Update Problem in Functional Programming Syste.. (context) - Hudak, Bloss - 1985  ACM   DBLP
20   Handshake circuits: an intermediary between communicating pr.. (context) - van Berkel - 1992
18   Dataflow Analysis of Distributed Communicating Processes (context) - Reif, Smolka - 1990
17   Automated Compilation of Concurrent Programs into Self-Timed.. - Burns - 1987
17   The Probe: An Addition to Communication Primitives (context) - Martin - 1985  DBLP
14   Modules: Internally Clocked Delay-Insensitive Modules (context) - Rosenberger, Molnar et al. - 1988
12   A Cell Set for Self-Timed Design Using Actel FPGAs (context) - Brunvand - 1991
12   Personal communication (context) - Davis - 1991
12   Principles Techniques and Tools (context) - Aho, Sethi et al. - 1986
11   Towards a Theory of Universal Speed-Independent Modules (context) - Keller - 1974
7   Digital Design with Verilog HDL (context) - Sternheim, Singh et al. - 1990  ACM
7   Constrained Synthesis and Optimization of Digital Integrated.. (context) - Ku - 1991  ACM
6   Automatic Synthesis and Verification of Hazard-free Control .. (context) - Chu - 1992
6   Concurrent Programming with Events - The ConcurrentML Manual (context) - Reppy - 1990
4   VLSI Programming and Silicon Compilation: A Novel Approach f.. (context) - van Berkel, Niessen et al. - 1988
4   Compiling Joy to Silicon (context) - Weber, Bloom et al. - 1992
3   The concurrency workbench: A semantics based tood for the ve.. (context) - Cleveland, Parrow et al. - 1989
2   Partial Order Model Checking (context) - Probst, Li - 1991
2   Extensions to a Cell Set for Self-Timed Design Using Actel F.. (context) - Khoche - 1991
2   Implementing Functional Programs Using Mutable Abstract Data.. (context) - Gopalakrishnan, Srivas - 1988  ACM   DBLP
2   High Level Test Generation via Process Composition (context) - Akella, Gopalakrishnan - 1990
2   Department of Computer Science (context) - Akella, Gopalakrisnan et al. - 1992
2   Performance Evaluation of Asynchronous Circuits (context) - Burns - 1991
1   HOP: A Process Model for Synchronous Hardware: Semantics and.. (context) - Gopalakrishnan, Fujimoto et al. - 1989
1   Towards Truly Delay Insensitive Realization of Asynchronous .. (context) - Brown - 1990
1   Carnegie Mellon University (context) - Brunvand, Parts-R-Us et al. - 1987
1   Personal communication (context) - Stevens - 1991

Documents on the same site (http://www.ece.ucdavis.edu/cerl/asrg.html):   More
SHILPA: A High-Level Synthesis System for Self-timed Circuits - Akella, Gopalakrishnan (1992)   (Correct)
Hazard-Free Implementation of the Self-Timed Cell Set in a.. - Maheswaran, Akella (1994)   (Correct)
Flow Analysis Techniques in High Level Asynchronous.. - Akella, Gopalakrishnan   (Correct)

Online articles have much greater impact   More about CiteSeer.IST   Add search form to your site   Submit documents   Feedback  

CiteSeer.IST - Copyright Penn State and NEC