(Enter summary)
Abstract: Processors in large#scale multiprocessors must be able to tolerate large communication latencies and synchro# nization delays. This paper describes the architecture of a rapid#context#switching processor called APRIL with support for #ne#grain threads and synchroniza# tion. APRIL achieves high single#thread performance and supports virtual dynamic threads. A commercial RISC#based implementation of APRIL and a run#time software system that can switch contexts in about 10 cycles is described.... (Update)
Cited by: More
Emulation of a Virtual Shared Memory Architecture - Raina (1993)
(Correct)
The Case for Application-Specific - Operating Systems Thomas
(Correct)
dMT: Inexpensive Throughput Enhancement in Small-Scale.. - Univ Of Virginia (2003)
(Correct)
Similar documents (at the sentence level):
78.0%: APRIL: A Processor Architecture for Multiprocessing - Agarwal (1990)
(Correct)
Similar documents based on text: More All
0.3: Reactive Synchronization Algorithms for Multiprocessors - Lim (1995)
(Correct)
0.3: Mechanisms and Interfaces for Software-Extended Coherent Shared.. - Chaiken (1994)
(Correct)
0.3: Parallel Communication Mechanisms for Sparse, Irregular Applications - Chong
(Correct)
Related documents from co-citation: More All
33: The Tera computer system
- Alverson, Callahan et al. - 1990
26: LimitLESS Directories: A Scalable Cache Coherence Scheme
- Chaiken, Kubiatowicz et al. - 1991
25: The Directory-Based Cache Coherence Protocol for the DASH Multiprocessor (context) - Lenoski, Laudon et al. - 1990
BibTeX entry: (Update)
Anant Agarwal, Beng-Hong Lim, David A. Kranz, and John Kubiatowicz. APRIL: A Processor Architecture for Multiprocessing. In Proceedings of the 17th Annual International Symposium on Computer Architecture, pages 104--114. IEEE, June 1990. http://citeseer.ist.psu.edu/agarwal90april.html More
@techreport{ agarwal91april,
author = "A. Agarwal and B. H. Lim and D. Kranz and J. Kubiatowicz",
title = "{APRIL}: {A} {PROCESSOR} {ARCHITECTURE} {FOR} {MULTIPROCESSING}",
number = "MIT/LCS/TM-450",
pages = "13",
year = "1991",
url = "citeseer.ist.psu.edu/agarwal90april.html" }
Citations (may not include all citations):
1
Technical Report TM 330# MIT# Laboratory for Computer Scienc.. (context) - Laboratory, Science et al. - 1987
1
To appear in IEEE Computer (context) - Large, Multiprocessors - 1990
1
and event or# 12 dering in multiprocessors (context) - Synchronization - 1988
1
An Alternative to Conven# tional Pipelined Architectures (context) - Flow - 1988
The graph only includes citing articles where the year of publication is known.
Documents on the same site (http://www.cs.berkeley.edu/~kubitron/papers/): More
LimitLESS Directories: A Scalable Cache Coherence Scheme - Chaiken, Kubiatowicz, Agarwal (1991)
(Correct)
MGS: A Multigrain Shared Memory System - Yeung (1996)
(Correct)
The MIT Alewife Machine: Architecture and Performance - Agarwal, Bianchini, Chaiken, .. (1995)
(Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC