See this document in CiteSeerX!

The Interaction of Architecture and Compilation Technology for High-Performance Processor Design (1997)  (Make Corrections)  (1 citation)
Sarita Adve, Doug Berger, Rudolf Eigenmann



  Home/Search   Context   Related

 
View or download:
purdue.edu/~eigenman/repo...comparch.ps
Cached:  PS.gz  PS  PDF   Image  Update  Help

From:  purdue.edu/~eigenman/repo...Index (more)
(Enter author homepages)

Rate this article: (best)
  Comment on this article  
(Enter summary)

Abstract: This paper attempts to both identify a general framework for such research as well as identify specific research directions. We begin by describing program optimization as a continuous process that operates over the continuum spanning from the initial compilation of the application up to and including the execution of the application binary. We then provide a taxonomy to categorize the different classes of optimizations within this continuum. For each category, we provide examples from the... (Update)

Context of citations to this paper:   More

.... to address these bottlenecks (see previous section) a clear need exists to also address them at the compiler level, as also advocated in [1]. In this stage, high level source tosource code transformations can indeed heavily influence all these relevant cost issues for embedded...

Cited by:   More
How to Solve the Current Memory Access and Data Transfer.. - Catthoor (2000)   (Correct)

Similar documents (at the sentence level):
11.1%:   Changing Interaction of Compiler and Architecture - Adve, al. (1997)   (Correct)

Active bibliography (related documents):   More   All
0.5:   -9162/99/$10.00 1999 Ieee - Computer Hat Computing   (Correct)
0.3:   Structuring Host Communication Software For Quality Of Service.. - Mehra (1997)   (Correct)
0.3:   Self-Parameterizing Protocol Stacks for Quality-of-Service.. - Mehra, Wang, Shin   (Correct)

Similar documents based on text:   More   All
0.4:   The Interaction Of Compilation Technology And Computer.. - Edited By   (Correct)
0.3:   Performance and Program Complexity in Contemporary.. - VanderWiel.. (1996)   (Correct)
0.3:   A Survey of Data Prefetching Techniques - VanderWiel, Lilja (1996)   (Correct)

BibTeX entry:   (Update)

S.Adve, D.Burger, R.Eigenmann, A.Rawsthorne, M.Smith, C.Gebotys, M.Kandemir, D.Lilja, A.Choudhary, J.Fang, P-C.Yew, "The interaction of architecture and compilation technology for high-performance processor design", IEEE Computer Magazine, Vol.30, No.12, pp.51-58, Dec. 1997. http://citeseer.ist.psu.edu/adve97interaction.html   More

@misc{ adve:iac:1997,
  author = "Sarita Adve and Doug Berger and Rudolf Eigenmann et al",
  title = "The Interaction of Architecture and Compilation Technology for High-Performance
    Processor Design"
  year = 1997,
  url = "citeseer.ist.psu.edu/adve97interaction.html" }
Citations (may not include all citations):
407   Trace Scheduling: A Technique for Global Microcode Compactio.. (context) - Fisher - 1981
269   Multiscalar processors - Sohi, Breach et al. - 1995
190   Value locality and load value prediction - Lipasti, Wilerson et al. - 1996
164   The Superblock: An Effective Technique for VLIW and Supersca.. (context) - Hwu - 1993
145   Customization: Optimizing Compiler Technology for SELF (context) - Chambers, Ungar - 1989
136   Parallel programming with Polaris (context) - Blume, Doallo et al. - 1996
124   Tile size selection using cache organization and data layout - Coleman, McKinley - 1995
111   Automatic Program Parallelization - Banerjee, Eigenmann et al. - 1993
110   Memory bandwidth limitations of future microprocessors - Burger, Goodman et al. - 1996
102   Dynamic speculation and synchronization of data dependences - Moshovos, Breach et al. - 1997
100   Dynamic instruction reuse - Sodani, Sohi - 1997
90   Effective Dynamic Compilation (context) - Auslander, Philipose et al. - 1996
72   Dynamic memory disambiguation using the memory conflict buff.. - Gallagher, Chen et al. - 1994
49   The Impact of Instruction Level Parallelism on Multiprocesso.. - Pai, Ranganathan et al. - 1997
27   Code optimization techniques for embedded DSP microprocessor.. - Liao, Devadas et al. - 1995
26   Datascalar architectures (context) - Burger, Kaxiras et al. - 1997
16   Improving balanced scheduling with compiler optimizations th.. - Lo, Eggers - 1995
15   Run-Time Disambiguation: Coping with Statically Unpredictabl.. (context) - Nicolau - 1989
7   Architectural Support for Compile-time Speculation - Smith - 1994
3   Operating System Support for Automatic Profiling and Optimiz.. (context) - Zhang, Wang et al. - 1997
2   Dynamite: A framework for dynamic retargetable binary transl.. (context) - Rawsthorne, Souloglou - 1997

Documents on the same site (http://www.ece.purdue.edu/~eigenman/reports/Index.html):   More
On the Cost-efficiency of Hierarchical Heterogeneous .. - Miled, Fortes.. (1998)   (Correct)
Non-Linear and Symbolic Data Dependence Testing - Blume, Eigenmann (1998)   (Correct)
Von Neumann Computers - Eigenmann, Lilja (1998)   (Correct)

Online articles have much greater impact   More about CiteSeer.IST   Add search form to your site   Submit documents   Feedback  

CiteSeer.IST - Copyright Penn State and NEC