See this document in CiteSeerX!

Speculative Versioning Cache (1998)  (Make Corrections)  (74 citations)
Sridhar Gopal, T. N. Vijaykumar, James E. Smith and Gurindar S. Sohi...
HPCA



  Home/Search   Context   Related

 
View or download:
prism.uvsq.fr/arch...ioning_Cache.ps.gz
wisc.edu/sohi/trs/svc.1334.ps.gz
Cached:  PS.gz  PS  PDF   Image  Update  Help

From:  prism.uvsq.fr/archi/pubs/...hpca4 (more)
From:  wisc.edu/~mscalar/publications
(Enter author homepages)

Rate this article: (best)
  Comment on this article  
(Enter summary)

Abstract: During the execution of a sequential program, dependences involving loads and stores are ambiguous until their addresses are known. Ambiguous memory dependences impede the extraction of instruction level parallelism. Memory dependence speculation is a hardware technique to overcome ambiguous memory dependences. This technique enables processors to execute loads and stores before the addresses of preceding loads and stores are known. When a store address is known, if a later load to the same... (Update)

Cited by:   More
Enhancing Software Reliability With Speculative Threads - And The Committee   (Correct)
Hybrid Transactional Memory - Sanjeev Kumar Michael   (Correct)
Compiler Optimization of Value Communication for Thread-Level.. - Zhai (2005)   (Correct)

Similar documents (at the sentence level):
12.9%:   Speculative Versioning Cache - Gopal (1998)   (Correct)

Active bibliography (related documents):   More   All
0.2:   Design And Evaluation Of A Multiscalar Processor - Breach (1998)   (Correct)
0.2:   Data Memory Alternatives for Multiscalar Processors - Breach, Vijaykumar, Gopal, .. (1997)   (Correct)
0.1:   Memory System Design for Bus Based Multiprocessors - Chiang   (Correct)

Similar documents based on text:   More   All
0.4:   A Dynamic Approach to Improve the Accuracy of Data Speculation - Andreas Moshovos (1996)   (Correct)
0.3:   Hardware Support for Data Dependence Speculation in.. - Figueiredo, Fortes   (Correct)
0.1:   Trace Processors: Exploiting Hierarchy And Speculation - Rotenberg (1999)   (Correct)

Related documents from co-citation:   More   All
54:   Multiscalar processors - Sohi, Breach et al. - 1995
43:   Data speculation support for a chip multiprocessor (context) - Hammond, Willey et al. - 1998
31:   Dynamic speculation and synchronization of data dependences - Moshovos, Breach et al. - 1997

BibTeX entry:   (Update)

S. Gopal, T. N. Vijaykumar, J. E. Smith, and G. S. Sohi. Speculative Versioning Cache. In Proceedings of the 4th International Symposium on High-Performance Computer Architecture, February 1998. http://citeseer.ist.psu.edu/article/gopal98speculative.html   More

@inproceedings{ gopal98speculative,
    author = "Sridhar Gopal and T. N. Vijaykumar and James E. Smith and Gurindar S. Sohi",
    title = "Speculative Versioning Cache",
    booktitle = "{HPCA}",
    pages = "195-205",
    year = "1998",
    url = "citeseer.ist.psu.edu/article/gopal98speculative.html" }
Citations (may not include all citations):
1575   Computer Architecture A Quantitative Approach (context) - Patterson, Hennessy - 1996
406   Treadmarks: Distributed shared memory on standard workstatio.. - Keleher - 1994
301   The Midway distributed shared memory system (context) - Bershad, Zekauskas et al. - 1993
269   Multiscalar processors - Sohi, Breach et al. - 1995
175   Complexity-effective superscalar processors - Palacharla, Jouppi et al. - 1997
111   Using cache memory to reduce processor-memory traffic (context) - Goodman - 1983
97   The case for a single-chip multiprocessor (context) - Olukotun, Nayfeh et al. - 1996
93   High-bandwidth data memory systems for superscalar processor.. (context) - Sohi, Franklin - 1991
67   ARB: A hardware mechanism for dynamic reordering of memory r.. - Franklin, Sohi - 1996
53   Improving superscalar instruction dispatch and issue by expl.. - Vajapeyam, Mitra - 1997
43   Control flow speculation in multiscalar processors - Jacobson, Bennett et al. - 1997
29   Advanced performance features of the 64-bit PA (context) - Hunt - 1995
27   A superscalar Alpha processor with out-of-order execution (context) - Keller - 1996
15   The potential for thread-level data speculation in tightly-c.. - Steffan, Mowry - 1997
6   Memory reference behavior and cache performance in a shared .. (context) - Lilja, Marcovitz et al. - 1988
4   Structural aspects of the system/360 model 85 part II: The c.. (context) - Liptay - 1968
1   IBM order number MPRTSU (context) - microprocessor, IBM et al. - 1994



The graph only includes citing articles where the year of publication is known.


Online articles have much greater impact   More about CiteSeer.IST   Add search form to your site   Submit documents   Feedback  

CiteSeer.IST - Copyright Penn State and NEC