System Level Design for System on a Chip
by W. Shields Neely, Vincent John, Mooney Iii
http://users.ece.gatech.edu/mooney/papers/daes98nat.ps.gz
Add To MetaCart
Abstract:
* National Semiconductor Fellowship recipient. We present the systems requirements generation and executable specification capture of a single chip LAN Adapter for communicating using the IEEE 1394 Serial Bus Protocol. The requirements generation starts with high level performance simulation and then passes to an executable specification suitable for implementation using a hardware/software co-design tool. The reuse of pre-existing components is supported, as well as synthesis of the system interface, but only after much work is done to program the hardware/software co-design tool. The actual design flow described allows feedback among all design levels, e.g. from implementation up to requirements, throughout the process. 1
Citations
| 387 | Ptolemy: A framework for simulating and prototyping heterogeneous systems – Buck, Ha, et al. - 1994 |
| 108 | Co-Synthesis of Hardware and Software for Digital Embedded Systems – Gupta - 1995 |
| 46 | CoWare—a design environment for heterogenous hardware/software systems – ROMPAEY, BOLSENS, et al. - 1996 |
| 32 | Executable workflows: a paradigm for collaborative design on the internet – Lavana, Khetawat, et al. - 1997 |
| 17 | Modeling, Correctness & Systems Issues in Supporting Advanced Database Applications using Workflow Management Systems – Kamath, Ramamritham - 1995 |
| 12 | COSYMA: A SoftwareOriented Approach to Hardware/Software Codesign”, The – Benner, Ye, et al. - 1994 |
| 6 | Codesign of DSP Systems – Man, Bolsens, et al. - 1995 |
| 2 | Algorithm Specification in DSP Station using Data Flow Language – al - 1994 |
