Toni Juan, Juan J. Navarro, Olivier Temam  Home/Search
Context Related
| prism.uvsq.fr/pub/repo...1996.038.ps.gz ac.upc.es/pub/repo...CDAC199714.ps.Z ac.upc.es/pub/repo...CEPBA19975.ps.Z Cached: PS.gz PS PDF This document uses CoBlitz to cache paper downloads. If your firewall is blocking outgoing connections to port 3125, you can use these links to download local copies.
Image Update HelpPS.gz PS PDF From: fermivista.math...p.prism.uvsq.fr (more) From: ac.upc.es/recerca/...INDEX1997DAC (Enter author homepages) |
Rate this article:      (best)Comment on this article |
Abstract: As the number of instructions executed in parallel increases, superscalar processors will require higher bandwidth from data caches. Because of the very high cost of true multi-ported caches, alternative cache designs must be evaluated. The purpose of this study is to examine the data cache bandwidth requirements of high-degree superscalar processors, and investigate alternative solutions. The designs studied range from classic solutions like multibanked caches to more complex solutions... (Update)
Context of citations to this paper: More
...on performance, several simulations were run where cache access time is increased by one or two cycles. The results are reported in [JNT96] Nature of bank conflicts Bank conflicts are shown in Figure 6 which indicates the distribution of the number of simultaneous requests...
.... say 4 to 16, this is not feasible and alternative designs using multiple banks or hybrids of multi bank and multi port must be used [11, 12]. Thus, no obvious solution seems to be available for scaling current superscalar processors up to issuing four or more memory accesses...
Cited by: More
RuDRA: A Reactive Dissipation Reducing Architecture - Rodrigues (2003) (Correct)
Unknown - (2001) (Correct)
Widening Resources: A Cost-effective Technique for . . . - Lopez, al. (1998) (Correct)
Similar documents (at the sentence level):
71.5%: Data Caches for Superscalar Processors - Juan, Navarro, Temam (1997) (Correct)
Active bibliography (related documents): More All
1.2: Improving Single-Process Performance with Multithreaded.. - Farcy, Temam (1996) (Correct)
0.9: On High-Bandwidth Data Cache Design for Multi-Issue Processors - Rivers, al. (1997) (Correct)
0.2: Co-Design of Interleaved Memory Systems - Lin, Wolf (2000) (Correct)
Similar documents based on text: More All
0.3: Influence of Cross-Interferences on Blocked Loops: A Case.. - Fricker, Temam, Jalby (1995) (Correct)
0.2: Sensitivity Analysis of a Superscalar Processor Model - Zhu, Wong (2002) (Correct)
0.2: A Quantitative Analysis of Loop Nest Locality - McKinley, Temam (1996) (Correct)
Related documents from co-citation: More All
4: High-Bandwidth Address Translation for Multiple-Issue Processors - Austin, Sohi - 1996
4: Alpha Architecture Handbook (context) - Corp - 1992
3: MPC7400 RISC Microprocessor Hardware Speci cation (context) - Inc - 2000
BibTeX entry: (Update)
T. Juan, J. J. Navarro, and O. Temam, "Data Caches for Superscalar Processors," Proceedings of ICS, July 1997. http://citeseer.ist.psu.edu/article/juan97data.html More
@inproceedings{ juan97data,
author = "Toni Juan and Juan J. Navarro and Olivier Temam",
title = "Data Caches for Superscalar Processors",
booktitle = "International Conference on Supercomputing",
pages = "60-67",
year = "1997",
url = "citeseer.ist.psu.edu/article/juan97data.html" }
Citations (may not include all citations):367 Computer Architecture: A Quantitative Approach (context) - Hennessy, Patterson - 1996
110 Memory bandwidth limitations of future microprocessors - Burger, Kagi et al. - 1996
93 Highbandwidth data memory systems for superscalar processors (context) - Sohi, Franklin - 1991
75 Increasing the instruction fetch rate via multiple branch pr.. - Yeh, Marr et al. - 1993
72 Alpha Architecture Handbook (context) - Corporation, Massachussets - 1996
72 Alpha Architecture Handbook (context) - Corporation, Massachussets - 1994
71 An area model for on-chip memories and its application (context) - Mulder, Quach et al. - 1991
63 Tradeoffs in two-level on-chip caching - Jouppi, Wilton - 1994
43 Performance tradeoffs in cache design (context) - Horowitz, Przybylski et al. - 1988
26 the effective bandwidth of interleaved memories in vector pr.. (context) - Oed, Lange - 1985
22 Increasing cache port efficiency for dynamic superscalar mic.. (context) - Wilson, Olukotun et al. - 1996
16 Exploring Configurations of Functional Units in an Out-of-Or.. - Jourdan, Sainrat et al. - 1995
12 Microprocessor Chip Set (context) - Incorporated - 1994
12 Microprocessor Chip Set (context) - Incorporated - 1994
11 Highbandwidth address translation for multipleissue processo.. - Austin, Sohi - 1996
11 Distributed storage control unit for the hitachi s3800 multi.. (context) - Kitai, Isobe et al. - 1994
10 SPA package (context) - Irlam - 1991
9 Performance characterization of the alpha 21164 microprocess.. - Cvetanovic, Bhandakar - 1996
4 Buffered banks in multiprocessor systems - Robbins, Robbins - 1995
3 IBM Regains Performance Lead with Power (context) - Report, no - 1993
3 Intel Boosts Pentium Pro to 200 Mhz (context) - Report, no - 1995
2 Hp-8000 combines complexity and speed (context) - Gwennap - 1994
The graph only includes citing articles where the year of publication is known.
Documents on the same site (http://fermivista.math.jussieu.fr/ftp/ftp.prism.uvsq.fr.html): More
A Self-Stabilizing Distributed Branch-and-Bound Algorithm - Yahfoufi, Dowaji (1996) (Correct)
Deepness Analysis: Bringing Optimal Fronts to Triangular Finite.. - Galtier (1994) (Correct)
Database Graph Views: A Practical Model to Manage.. - Gutiérrez.. (1994) (Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC