See this document in CiteSeerX!

Large-Scale Circuit Placement: Gap and Promise  (Make Corrections)  
Jason Cong, Tim Kong, + Joseph R. Shinnerl, Min Xie, and Xin Yuan UCLA...



  Home/Search   Context   Related

 
View or download:
ucla.edu/~cong/papers...gapTutorial.pdf
Cached:  PDF   PS.gz  PS  Image  Update  Help

From:  ucla.edu/~cong/papers/ (more)
(Enter author homepages)

Rate this article: (best)
  Comment on this article  
(Enter summary)

Abstract: Placement is one of the most important steps in the RTLto -GDSII synthesis process, as it directly defines the interconnects, which have become the bottleneck in circuit and system performance in deep submicron technologies. The placement problem has been studied extensively in the past 30 years. However, recent studies show that existing placement solutions are surprisingly far from optimal. The first part of this tutorial summarizes results from recent optimality and scalability studies of... (Update)

Active bibliography (related documents):   More   All
8.5:   Large-Scale Circuit Placement: Gap and Promise - Jason Cong Tim   (Correct)
4.5:   Large-Scale Circuit Placement - Cong, Shinnerl, Xie, Kong, Yuan (2005)   (Correct)
1.5:   An Enhanced Multilevel Algorithm for Circuit Placement - Tony Chan Jason   (Correct)

Similar documents based on text:
0.0:   Unknown -   (Correct)

BibTeX entry:   (Update)

@misc{ tim-largescale,
  author = "Jason Cong Tim",
  title = "Large-Scale Circuit Placement: Gap and Promise",
  url = "citeseer.ist.psu.edu/765822.html" }
Citations (may not include all citations):
297   A Multigrid Tutorial (context) - Briggs, Henson et al. - 2000
88   A procedure for placement of standard-cell vlsi circuits (context) - Dunlop, Kernighan - 1985
83   Gordian: Vlsi placement by quadratic programming and slicing.. (context) - Kleinhans, Sigl et al. - 1991
75   Can recursive bisection alone produce routable placements - Caldwell, Kahng et al. - 2000
52   Generic global placement and floorplanning - Eisenmann, Johannes - 1998
49   The ispd98 circuit benchmark suite - Alpert - 1998
46   Analytical placement: A linear or a quadratic objective func.. (context) - Sigl, Doll et al. - 1991
39   Timing-driven placement for large standard cell circuits (context) - Swartz, Sechen - 1995
35   Congestion driven quadratic placement (context) - Parakh, Brown et al. - 1998
34   An interconnect-centric design flow for nanometer technologi.. - Cong - 2001
30   Chip layout optimization using critical path weighting (context) - Dunlop, Agrawal et al. - 1984
29   Multilevel optimization for large-scale circuit placement - Chan, Cong et al. - 2000
26   Estimating routing congestion using probabilistic analysis (context) - Lou, Thakur et al. - 2002
26   Edge separability based circuit clustering with application .. - Cong, Lim - 2000
25   Module placement based on resistive network optimization (context) - Cheng, Kuh - 1984
22   Routability-driven white space allocation for fixed-die stan.. - Yang, Choi et al. - 2003
21   Circuit placement for predictable performance (context) - Hauge, Nair et al. - 1987
20   Mongrel: Hybrid techniques for standard-cell placement (context) - Hur, Lillis - 2000
20   Optimal partitioners and end-case placers for standard-cell .. - Caldwell, Kahng et al. - 2000
19   Algorithms for large-scale flat placement - Vygen - 1997
19   A delay budgeting algorithm ensuring maximum flexibility in .. (context) - Sarrafzadeh, Knol et al. - 1997
18   Congestion-driven placement using a new multi-partitioning h.. (context) - Mayrhofer, Lauther - 1990
17   Optimality and scalability study of existing placement algor.. - Chang, Cong et al. - 2003
17   Quantified suboptimality of vlsi layout heuristics - Hagen, Huang et al. - 1995
17   Prime: a timing-driven placement tool using a piecewise line.. (context) - Hamada, Cheng et al. - 1993
16   Unification of budgeting and placement - Sarrafzadeh, Knol et al. - 1997
16   Congestion estimation during top-down placement - Yang, Kastner et al. - 2002
16   Timing-driven placement for FPGAs - Marquardt, Betz et al. - 2000
15   Performance-driven placement of cell based IC's (context) - Jackson, Kuh - 1989
13   Timing constraints for correct performance (context) - Youssef, Shragowitz - 1990
13   Timing driven placement using physical net constraints - Halpin, Chen et al. - 2001
13   Improved cut sequences for partitioning-based placement - Yildiz, Madden - 2001
13   A new performance driven placement algorithm (context) - Gao, Vaidya et al. - 1991
12   Timing influenced layout design (context) - Burstein, Youssef - 1985
12   Trading quality for compile time: Ultra-fast placement for F.. (context) - Sankar, Rose - 1999
11   A novel net weighting algorithm for timing-driven placement (context) - Kong - 2002
11   Benchmarking for large-scale placement and beyond - Adya, Yildiz et al. - 2003
10   An enhanced multilevel algorithm for circuit placement - Chan, Cong et al. - 2003
10   RISA: accurate and e#cient placement routability modeling (context) - Cheng - 1994
9   Timing-driven placement using design hierarchy guided constr.. - Yang, Choi et al. - 2002
9   Global objectives for standard cell placement - Yildiz, Madden - 2001
9   An analytic net weighting approach for performance optimizat.. (context) - Tsay, Koehl - 1991
9   Multilevel Optimization in VLSICAD (context) - Cong, Shinnerl - 2003
9   RITUAL: A performance driven placement for small-cell ICs (context) - Srinivasan, Chaudhary et al. - 1991
9   A fast physical constraint generator for timing driven layou.. (context) - Luk - 1991
8   Proud: A fast sea-of-gates placement algorithm (context) - Tsay, Kuh et al. - 1988
8   Multigrid Solvers and Multilevel Optimization Strategies (context) - Brandt, Ron - 2002
8   Congestion minimization during placement without estimation (context) - Hu, Marek-Sadowska - 2002
7   A practical all-path timing-driven place and route design sy.. (context) - Chang, Lee et al. - 1994
7   ective congestion-driven placement framework (context) - Brenner, Rohe - 2003
7   ective congestion-driven placement framework (context) - Brenner, Rohe - 2002
6   Timing driven placement (context) - Marek-Sadowska, Lin - 1989
6   A performance-driven placement technique based on a new net .. (context) - Tellez, Knol et al. - 1996
6   Multilevel global placement with congestion control - Chang, Cong et al. - 2003
5   Kluwer Academic Publishers (context) - Karypis, Partitioning et al. - 2002
5   IEEE Transactions on Computer-Aided Design of Integrated Cir.. (context) - Nair, Berman et al. - 1989
5   scalability and stability study of partitioning and placemen.. (context) - Cong, Romesis et al. - 2003
4   cient algorithm for the two-dimensional placement problem in.. (context) - Goto - 1981
4   High quality deterministic timing driven FPGA placement (context) - Senn, Seidl et al. - 2002
3   Envisia ultra placer reference (context) - Systems - 1999
3   An algebraic multigrid solver for analytical placement with .. (context) - Chen, Cheng et al. - 2003
3   Fine granularity clustering for large-scale placement proble.. (context) - Hu, Marek-Sadowska - 2003
3   Modern Placement Techiques (context) - Sarrafzadeh, Wang et al. - 2002
3   Optimality and stability of timing-driven placement algorith.. (context) - Cong, Romesis et al. - 2003
2   ective metric of combinational circuit performance (context) - Chen, Yang et al. - 2000
2   Fault Tolerant Comp (context) - Breuer, Automat - 1977
2   IEEE Transactions on Circuits and Systems (context) - Youssef, Lin et al. - 1992
http://cadlab.cs.ucla.edu/#pubbench

Documents on the same site (http://cadlab.cs.ucla.edu/~cong/papers/):   More
Boolean Matching for Complex PLBs in LUT-based FPGAs with.. - Cong, Hwang (1998)   (Correct)
Improved Crosstalk Modeling for Noise Constrained.. - Jason Cong University   (Correct)
Challenges and Opportunities for Design Innovations in Nanometer.. - Cong (1997)   (Correct)

Online articles have much greater impact   More about CiteSeer.IST   Add search form to your site   Submit documents   Feedback  

CiteSeer.IST - Copyright Penn State and NEC