A. E. Caldwell, A. B. Kahng, S. Mantik and I. L. Markov Ucla Computer Science ...  Home/Search
Context
Related
| ucla.edu/~abk/papers/conferenc...c74.ps ucla.edu/papers/conference/c74.ps ucla.edu/~stefanus/papers/pads.ps.gz Cached: PS.gz PS PDF This document uses CoBlitz to cache paper downloads. If your firewall is blocking outgoing connections to port 3125, you can use these links to download local copies.
Image Update HelpPS.gz PS PDF From: ucla.edu/~abk/publications (more) From: ucla.edu/publications (Enter author homepages) |
Rate this article:      (best)Comment on this article |
Abstract: We empirically study the implications of area-array I/O for placement methodology. Our work develops a three-axis testbed that examines (1) I/O regime (area-array vs. peripheral pad locations), (2) I/O and core placement methodology (variants of alternating vs. simultaneous I/O and core placement approaches), and (3) placement engine (hierarchical quadratic for both core and I/O cells vs. pure min-cut for core cells and assignment for I/O). Experimental data show that the area-array I/O regime... (Update)
Active bibliography (related documents): More All
0.7: An Intrinsic Area-Array Pad Router For ICs - Tan, Bouldin, Dehkordi (Correct)
0.7: Design Implementation of Intrinsic Area Array ICs - Tan, Bouldin, Dehkordi (1997) (Correct)
0.1: A Time-Multiplexed FPGA Architecture For Logic Emulation - David Jones For (1995) (Correct)
Similar documents based on text: More All
0.3: Intrinsic Area Array ICs: What, Why, and How - Peyman Dehkordi Chandra (1997) (Correct)
0.1: On Wirelength Estimations for Row-Based Placement - Caldwell, Kahng, Mantik.. (1998) (Correct)
0.1: Determination of Area-Array Bond Pitch for Optimum .. - Dehkordi.. (Correct)
BibTeX entry: (Update)
@misc{ kahng-implications,
author = "Caldwell Kahng",
title = "Implications Of Area-Array I/o For Row-Based Placement Methodology",
url = "citeseer.ist.psu.edu/76266.html" }
Citations (may not include all citations):421 A Linear Time Heuristic for Improving Network Partitions (context) - Fiduccia, Mattheyses - 1982
23 RITUAL: a performance-driven placement algorithm (context) - Srinivasan, Chaudhary et al. - 1992
16 Microelectronic Packaging Handbook (context) - Tummala, Rymaszewski - 1989
14 Timing Driven Placement (context) - Marek-Sadowska, Lin - 1989
13 Quadratic Placement Revisited - Alpert, Chan et al. - 1997
12 National Technology Roadmap for Semiconductors: Technology N.. (context) - Association - 1997
6 Design of FPGAs with Area I/O for Field Programmable MCM - Maheshwari, Darnauer et al. - 1995
6 An Efficient Cost Scaling Algorithm for the Assignment Probl.. - Goldberg, Kennedy - 1995
3 CAD Tools for Area-Distributed I/O Pad Packaging (context) - Farbarik, Liu et al. - 1997
3 Design of ICs for Flip-Chip Integration with Optoelectronic .. (context) - Kiamilev, Krishnamoorty et al. - 1997
1 Timing Driven Placement of Pads and Latches (context) - Chen, Marek-Sadowska - 1992
1 Impact of MCM's on High Performance Processors (context) - Davis, Gauthier et al. - 1997
1 Area I/O Flip-Chip Packaging to Minimize Interconnect - Lomax, Brown et al. - 1997
1 A Performance Driven Hierarchical Partitioning Placement Alg.. (context) - Gao, Liu et al. - 1993
1 O Pad Assignment Based on the Circuit Structure (context) - Pedram, Chaudhary et al. - 1991
1 Design Implementation of Intrinsic Area Array ICs - Tan, Bouldin et al. - 1997
1 Effective Heuristics for Timing Driven Constructive Placemen.. (context) - Raj, Murty et al. - 1997
Documents on the same site (http://nexus6.cs.ucla.edu/~abk/publications.html): More
Faster Minimization Of Linear Wirelength For Global.. - Alpert, Chan, Huang.. (1997) (Correct)
Multilevel Circuit Partitioning - Alpert, Huang, Kahng (1997) (Correct)
A Hybrid Multilevel/Genetic Approach for Circuit Partitioning - Alpert, Hagen, Kahng (1996) (Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC