(Enter summary)
Abstract: The increasing demand for "portable" computing and communication, has elevated power consumption
to be the most critical design parameter. An automated high-level synthesis system,
HYPER-LP, is presented for minimizing power consumption in application specific datapath intensive
CMOS circuits using a variety of architectural and computational transformations. The
sources of power consumption are reviewed and the effects of architectural transformations on
the various power components are... (Update)
Similar documents (at the sentence level):
22.3%: Optimizing Power Using Transformations - Chandrakasan, Potkonjak, Mehra.. (1995)
(Correct)
12.5%: An Approach For Power Minimization - Using Transformations Si
(Correct)
Active bibliography (related documents): More All
0.5: Bus-Invert Coding for Low Power I/O - Stan, Burleson (1995)
(Correct)
0.3: Low Power CMOS Digital Design - Chandrakasan, Sheng, Brodersen (1995)
(Correct)
0.3: The Evolution of a Massively Parallel Vision System for Real-Time .. - Broggi (1996)
(Correct)
Similar documents based on text:
0.0: Unknown -
(Correct)
BibTeX entry: (Update)
@misc{ -unknown,
title = "Unknown",
url = "citeseer.ist.psu.edu/756907.html" }
Citations (may not include all citations):
500
Numerical Recipes in C (context) - Press, Flannery et al. - 1988 ACM
296
Low-power CMOS Digital Design
- Chandrakasan, Sheng et al. - 1992
159
Principles of CMOS VLSI Design: A Systems Perspective (context) - Weste, Eshragian - 1988
158
Estimation of Average Switching Activity in Combinational an..
- Ghosh, Devadas et al. - 1992 ACM DBLP
42
Optimizing the Resource Utilization Using Transformations (context) - Potkonjak, Rabaey - 1991
40
Transition Density, A Stochastic Measure of Activities in Di..
- Najm - 1991
10
Anatomy of a Silicon Compiler (context) - Brodersen - 1992 ACM
3
Design Considerations for a Future Multimedia Terminal (context) - Chandrakasan, Sheng et al. - 1992
2
The Influence of Hardware Mapping on High-Level Synthesis (context) - Schultz - 1992
2
An Approach to Power Minimization Using Transformations (context) - Chandrakasan, Potkonjak et al. - 1992
1
IRSIM: An Incmmental MOS Switch-level Simulator (context) - Salz, Horowitz - 1989
1
Fast Pmtotyping of Data Path Intensive Architecture (context) - Rabaey, Chu et al. - 1991
Documents on the same site (http://bwrc.eecs.berkeley.edu/People/Faculty/jan/main/publications.html): More
A Partitioning Scheme for Optimizing Interconnect Power - Mehra, Guerra, Rabaey (1997)
(Correct)
Addressing the System-on-a-Chip Interconnect Woes.. - Sgroi, Sheets.. (2001)
(Correct)
A Low-Energy Chip-Set for Wireless Intercom - Josie Ammer Michael
(Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC