See this document in CiteSeerX!

A Progressive Register Allocator for Irregular Architectures  (Make Corrections)  
David Koes and Seth Copen Goldstein Computer Science Department Carnegie...



  Home/Search   Context   Related

 
View or download:
cmu.edu/~phoenix/papers/cgo05.pdf
Cached:  PDF   PS.gz  PS  Image  Update  Help

From:  cmu.edu/%7Ephoenix...publications (more)
(Enter author homepages)

Rate this article: (best)
  Comment on this article  
(Enter summary)

Abstract: a compiler performs. Conventional graphcoloring based register allocators are fast and do well on regular, RISC-like, architectures, but perform poorly on irregular, CISC-like, architectures with few registers and nonorthogonal instruction sets. At the other extreme, optimal register allocators based on integer linear programming are capable of fully modeling and exploiting the peculiarities of irregular architectures but do not scale well. We introduce the idea of a progressive allocator. A... (Update)

Active bibliography (related documents):   More   All
4.0:   A Progressive Register Allocator for Irregular Architectures - David Koes And   (Correct)
0.5:   Efficient Implementation of Concurrent Programming Languages - Stenman (2002)   (Correct)
0.5:   Graph-Coloring Register Allocation for Irregular Architectures - Smith, Holloway (2001)   (Correct)

Similar documents based on text:
0.0:   Unknown -   (Correct)

BibTeX entry:   (Update)

@misc{ and-progressive,
  author = "David Koes And",
  title = "A Progressive Register Allocator for Irregular Architectures",
  url = "citeseer.ist.psu.edu/751962.html" }
Citations (may not include all citations):
370   Network flows: theory (context) - Ahuja, Magnanti et al. - 1993
320   MediaBench: a tool for evaluating and synthesizing multimedi.. - Lee, Potkonjak et al. - 1997
81   Improvements to graph coloring register allocation - Briggs, Cooper et al. - 1994
78   Register allocation via graph coloring - Briggs - 1992
56   Spill code minimization techniques for optimizing compliers (context) - Bernstein, Golumbic et al. - 1989
54   Complete register allocation problems (context) - Sethi - 1973
39   commercially representative embedded benchmark suite (context) - Guthaus, Ringenberg et al. - 2001
35   spilling via graph coloring (context) - Chaitin - 1982
32   SPEC CPU (context) - Evaluation
26   SPEC CPU95 Benchmark Suite (context) - Evaluation - 1995
23   Optimal register assignment to loops for embedded code gener.. - Kolson, Nicolau et al. - 1996
20   Optimal and near-optimal global register allocation using 0-.. (context) - Goodwin, Wilken - 1996
19   Spill code minimization via interference region spilling - Bergner, Dahl et al. - 1997
15   Low energy memory and register allocation using network flow - Gebotys - 1997
14   Optimal spilling for cisc machines with few registers - Appel, George - 2001
8   On local register allocation - Farach, Liberatore - 1998
7   Live range splitting in a graph coloring register allocator - Cooper, Simpson - 1998
6   Precise register allocation for irregular architectures - Kong, Wilken - 1998
5   Compiling with code-size constraints - Naik, Palsberg - 2002
5   Evaluation of algorithms for local register allocation - Liberatore, Farach-Colton et al. - 1999
5   minimization loadstore local register allocation (context) - Fisher, the et al. - 1989
4   Register allocation for irregular architectures (context) - Scholz, Eckstein - 2002
3   Coloring register pairs - Briggs, Cooper et al. - 1992
2   Graph-coloring register allocation for irregular architectur.. - Smith, Holloway
2   A faster optimal register allocator (context) - Fu, Wilken - 2002
2   Optimal solution of integer multicommodity flow problems wit.. (context) - Ozdaglar, Bertsekas - 2003
2   Hardness and algorithms for local register allocation - Liberatore, Farach et al.
http://www.ilog.com/products/

Documents on the same site (http://www.cs.cmu.edu/%7Ephoenix/publications.html):   More
Factors Influencing the Performance of a CPU-RFU - Girish   (Correct)
HLS Support for Unconstrained Memory Accesses - Girish Venkataramani Tiberiu   (Correct)
Inter-Iteration Scalar Replacement in the Presence of.. - Control-Flow Mihai Budiu (2004)   (Correct)

Online articles have much greater impact   More about CiteSeer.IST   Add search form to your site   Submit documents   Feedback  

CiteSeer.IST - Copyright Penn State and NEC