Arun Rodrigues, Richard Murphy, Peter Kogge, Keith Underwood  Home/Search
Context
Related
| sandia.gov/cfupload/cc...pimthread.pdf Cached: PS.gz PS PDF This document uses CoBlitz to cache paper downloads. If your firewall is blocking outgoing connections to port 3125, you can use these links to download local copies.
Image Update HelpPS.gz PS PDF From: sandia.gov/ccim..._presented=2004 (more) (Enter author homepages) |
Rate this article:      (best)Comment on this article |
Abstract: Chip level multithreading is growing in use throughout the microprocessor world as evidenced in the Intel Pentium 4 and the upcoming innovations in the POWER architecture. These processors typically use a few coarse grain threads that can be difficult for the programmer or compiler to exploit; however, Processing in Memory (PIM) is a technology that has been explored through a long series of supercomputer projects as a facilitator for a different multithreaded execution models. In the... (Update)
Active bibliography (related documents): More All
1.3: Implications of a PIM Architectural Model for MPI - Rodrigues, Murphy, Kogge.. (2003) (Correct)
0.9: Trading Bandwidth for Latency: Managing Continuations through.. - Murphy, Kogge (2002) (Correct)
0.5: Enhancing NIC Performance for MPI Using.. - Rodrigues, Murphy.. (2005) (Correct)
Similar documents based on text:
0.0: Unknown - (Correct)
BibTeX entry: (Update)
@misc{ rodrigues-characterizing,
author = "Arun Rodrigues and Richard Murphy and Peter Kogge and Keith Underwood",
title = "Characterizing a New Class of Threads in Scientific Applications for High
End Supercomputers",
url = "citeseer.ist.psu.edu/748543.html" }
Citations (may not include all citations):157 Limits of control flow on parallelism - Lam, Wilson - 1992
82 Limits on multiple instruction issue - Smith, Johnson et al. - 1989
62 The multicluster architecture: Reducing cycle time through p.. - Farkas, Chow et al. - 1997
60 Impulse: Building a smarter memory controller - Carter, Hsieh et al. - 1999
57 Fast parallel algorithms for shortrange molecular dynamics - Plimpton - 1995
46 Active Pages: A Computation Model for Intelligent Memory - Oskin, Chong et al. - 1998
40 Sparcle: An evolutionary processor design for large-scale mu.. - Agarwal, Kubiatowicz et al. - 1993
31 A Case for Intelligent DRAM: IRAM (context) - Patterson, Anderson et al. - 1997
29 Mapping Irregular Applications to DIVA (context) - Hall, Kogge et al. - 1999
20 Supporting fine-grained synchronization on a simultaneous mu.. - Tullsen, Lo et al. - 1999
19 Microservers: A new memory semantics for massively parallel .. - Brockman, Kogge et al. - 1999
19 Hyper-threading technology architecture and microarchitectur.. (context) - Marr, Binns et al. - 2002
18 The execube approach to massively parallel processing (context) - Kogge - 1994
13 Performance and programming experience on the tera mta - Carter, Feo et al. - 1999
9 A design analysis of a hybrid technology multithreaded archi.. (context) - Sterling, Bergman - 1999
9 A Multithreaded PowerPC Processor for Commercial Servers (context) - Borkenhagen, Eickemeyer et al. - 2000
8 System-Level Implications of Processor-Memory Integration - Burger - 1997
7 Particle-mesh ewald and rRESPA for parallel molecular dynami.. - Plimpton, Pollock et al. - 1997
6 A processor in memory chip for massively parallel embedded a.. (context) - Sunaga, Peter et al. - 1996
6 Processing-In-Memory Based Systems: Performance Evaluation C.. (context) - Kogge, Brockman et al. - 1998
5 PIM Architectures to Support Petaflops Level Computation in .. (context) - Kogge, Brockman et al. - 1999
4 Trading Bandwidth for Latency: Managing Continuations Throug.. - Murphy, Kogge - 2002
4 Pim lite: On the road towards relentless multi-threading in .. (context) - Brockman, Kogge et al. - 2003
4 The Characterization of Data Intensive Memory Workloads on D.. - Murphy, Kogge et al. - 2000
4 Computer Hardware Understanding Development Tools (context) - Performance - 2002
3 The Tera System. Tera Computer Company (context) - Alverson, Callahan et al.
3 Minithreads: Increasing tlp on small-scale smt processors - Redstone, Eggers et al. - 2003
1 gov/ sjplimp /lammps (context) - Plimpton, page et al. - 2003
1 govascipurplebenchmarklimited code list (context) - benchmark, http et al. - 2003
1 govascipurplebenchmarklimitedsppm sppm (context) - README, http et al. - 2003
1 Inherently Lower-Power HighPerformance Superscalar Architect.. (context) - Zyban - 2000
1 MeTis: Unstrctured Graph Partitioning and Sparse Matrix Orde.. (context) - Karypis, Kumar - 1995
1 Rudra: A Reactive Dissipation Reducing Architecture - Rodrigues - 2003
Documents on the same site (http://gaston.sandia.gov/ccim_pubs_prod/main.cfm?year_presented=2004): More
A Comparison of Inexact Newton and Coordinate Descent .. - Diachin, Knupp.. (Correct)
Modeling Blast Loading on Buried Reinforced Concrete Structures.. - Bessette (Correct)
On the Performance of Tensor Methods for Solving.. - Bader, Schnabel (2004) (Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC