Massoud Pedram Department of EE - Systems University of Southern California...  Home/Search
Context
Related
| usc.edu/~massoud/Papers/nikkei.ps Cached: PS.gz PS PDF This document uses CoBlitz to cache paper downloads. If your firewall is blocking outgoing connections to port 3125, you can use these links to download local copies.
Image Update HelpPS.gz PS PDF From: usc.edu/~massou...lications_nocgi (more) (Enter author homepages) |
Rate this article:      (best)Comment on this article |
Abstract: Essential elements of a low power design environment include means of analyzing the dissipation of a proposed or an existing design, mechanisms for minimizing the power consumption when needed and techniques to explore the impact of design trade-offs on the power consumption, area and performance of a design. This paper describes the state of the art of CAD tools and methodologies as well as references to find additional more in-depth technical information in specific fields and highlights the... (Update)
Similar documents (at the sentence level): More
25.0%: Power Minimization in IC Design: Principles and Applications - Pedram (1996) (Correct)
22.6%: Design Technologies for Low Power VLSI - Pedram (1997) (Correct)
16.4%: Power Estimation and Optimization at the Logic - Level Massoud Pedram (Correct)
Active bibliography (related documents): More All
0.6: Low Power Architectural Design Methodologies - Landman (1994) (Correct)
0.5: Delay Optimal Partitioning Targeting Low Power VLSI Circuits - Hirendu Vaishnav Massoud (1995) (Correct)
0.5: A Computer-Aided Design Methodology for Low Power Sequential.. - Monteiro (1996) (Correct)
Similar documents based on text:
0.0: Unknown - (Correct)
BibTeX entry: (Update)
@misc{ department-low,
author = "Massoud Pedram Department",
title = "Low Power CAD: Trends and Challenges",
url = "citeseer.ist.psu.edu/746945.html" }
Citations (may not include all citations):1726 Graph-based algorithms for Boolean function manipulation - Bryant - 1986
421 A linear-time heuristic for improving network partitions (context) - Fiduccia, Mattheyses - 1982
158 Estimation of average switching activity in combinational an.. - Ghosh, Devadas et al. - 1992
87 Multilevel logic synthesis (context) - Brayton, Hachtel et al. - 1990
80 A Monte Carlo approach for power estimation - Burch, Najm et al. - 1993
80 On average power dissipation and random pattern testability .. (context) - Shen, Ghosh et al. - 1992
68 Short-circuit dissipation of static CMOS circuitry and its i.. (context) - Veendrick - 1984
62 Probabilistic treatment of general combinational networks (context) - Parker, McCluskey - 1975
59 TILOS: A posynomial programming approach to transistor sizin.. (context) - Fishburn, Dunlop - 1985
51 Probabilistic simulation for reliability analysis of CMOS VL.. - Najm, Burch et al. - 1990
50 Technology decomposition and mapping targeting low power dis.. - Tsui, Pedram et al. - 1993
46 Accurate simulation of power dissipation in VLSI circuits (context) - Kang - 1986
42 Retiming sequential circuits for low power - Monteiro, Devadas et al. - 1993
38 Efficient estimation of dynamic power dissipation under a re.. (context) - Tsui, Pedram et al. - 1993
38 Exact and approximate methods for calculating signal and tra.. - Tsui, Pedram et al. - 1994
37 a stochastic measure of activity in digital circuits (context) - Najm - 1991
34 Circuit activity based logic synthesis for low power reliabl.. (context) - Roy, Prasad - 1993
30 Pattern independent current estimation for reliability analy.. - Burch, Najm et al. - 1988
28 Low power state assignment targeting two- and multi-level lo.. - Tsui, Pedram et al. - 1994
27 PREDICT - Probabilistic estimation of digital circuit testab.. (context) - Seth, Pan et al. - 1985
26 Gate sizing in MOS digital circuits with linear programming (context) - Berkelaar, Jess - 1990
24 Multi-level network optimization for low power (context) - Iman, Pedram - 1994
20 Power efficient technology decomposition and mapping under a.. - Tsui, Pedram et al. - 1994
18 Logic level power estimation considering spatiotemporal corr.. - Marculescu, Marculescu et al. - 1994
18 Extracting local don't cares for network optimization (context) - Savoj, Brayton et al. - 1991
17 the complexity of using BDDs for the synthesis and analysis .. (context) - Chakravarty - 1989
16 PCUBE: a performance driven placement algorithm for low powe.. (context) - Vaishnav, Pedram - 1993
15 Analysis of hazard contribution to power dissipation in CMOS.. (context) - Benini, Favalli et al. - 1994
15 A near-optimal algorithm for technology mapping minimizing a.. (context) - Chaudhary, Pedram - 1992
14 Estimate of signal probability in combinational logic networ.. (context) - Ercolani, Favalli et al. - 1989
14 Power analysi CMOBiCMO circuit (context) - analysis, BiCMOS et al. - 1994
12 DAGON: Technology mapping and local optimization (context) - Keutzer - 1987
12 Power analysis and characterization for semi-custom design (context) - George, Gossain et al. - 1994
10 Low power considerations in floorplan design (context) - Chao, Wong - 1994
8 Estimation of switching activity in sequential logic circuit.. (context) - Monteiro, Devadas et al. - 1994
7 Wiresizing with driver sizing for performance and power opti.. - Cong, Koh et al. - 1994
7 Threshold voltage modeling and the subthreshold regime of op.. (context) - Fjeldly, Shur - 1993
6 Hercules: A power analyzer of MOS VLSI circuits (context) - Tyagi - 1987
5 Controllabilityobservability digital circuit (context) - observability, circuits et al. - 1979
5 Exact and approximate methods of switching activity estimati.. (context) - Monteiro, Devadas et al. - 1994
4 Low power clock distribution based on area pad interconnect .. (context) - Zhu, Xi et al. - 1994
1 Expreriences with simulation-based schematic level current e.. (context) - Rajgopal, Mehta - 1994
Documents on the same site (http://atrak.usc.edu/~massoud/publications_nocgi.html): More
BEAR-FP: A Robust Framework for Floorplanning - Pedram, Kuh (1992) (Correct)
Estimation of Peak Power Dissipation in VLSI Circuits Using.. - Wu, Qiu, Pedram (Correct)
Capacitive Coupling Noise in High-Speed VLSI Circuits - Heydari, Pedram (Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC