Qinru Qiu, Qing Wu, Massoud Pedram Department of Electrical...  Home/Search
Context Related
| usc.edu/~massoud/Pap...macromodels2.ps Cached: PS.gz PS PDF This document uses CoBlitz to cache paper downloads. If your firewall is blocking outgoing connections to port 3125, you can use these links to download local copies.
Image Update HelpPS.gz PS PDF From: usc.edu/~massou...lications_nocgi (more) (Enter author homepages) |
Rate this article:      (best)Comment on this article |
Abstract: In this paper we present a methodology and techniques for generating cycle-accurate macro-models for RT-level power analysis. The proposed macro-model predicts not only the cycle-by-cycle power consumption of a module, but the power profile of the module over time. The proposed methodology consists of three steps: module equation form generation and variable selection, variable reduction, and population stratification. First order temporal correlations and spatial correlations of up to order 3... (Update)
Cited by: More
Power Simulation and Estimation in VLSI Circuits - Pedram (1999) (Correct)
High-Level Power Modeling, Estimation, and Optimization - Macii, Pedram, Somenzi (1997) (Correct)
RTL Level Preparation of High-Quality / Low-Energy.. - Santos, Teixeira.. (Correct)
Similar documents (at the sentence level):
29.0%: Unknown - (Correct)
17.5%: Cycle-Accurate Macro-Models for RT-Level Power Analysis - Qing Wu Member (1997) (Correct)
Active bibliography (related documents): More All
0.2: Compact Vector Generation for Accurate Power Simulation - Huang, Chen, Cheng, Lee (1996) (Correct)
0.1: Advanced Power Estimation Techniques - Pedram (1997) (Correct)
0.0: Run-Time Energy Estimation in System-On-a-Chip Designs - Haid Kfer Ch (2003) (Correct)
Similar documents based on text:
0.0: Unknown - (Correct)
Related documents from co-citation: More All
15: Estimating Power Dissipation of VLSI Signal Processing Chips: The PFA Technique (context) - Powell, Chau - 1990
14: Power Macromodeling for High Level Power Estimation - Gupta, Najm - 1997
13: Register-Transfer Level Estimation Techniques for Switching Activity and Power C.. - Raghunathan, Dey et al. - 1996
BibTeX entry: (Update)
Q. Qiu, Q. Wu, and M. Pedram, "Cycle-Accurate MacroModels for RT-Level Power Analysis," Proceedings of 1997 International Symposium on Low Power Electronics and Design, pp. 125-130, August 1997. http://citeseer.ist.psu.edu/746934.html More
@misc{ qiu97cycleaccurate,
author = "Q. Qiu and Q. Wu and M. Pedram",
title = "Cycle-Accurate MacroModels for RT-Level Power Analysis",
text = "Q. Qiu, Q. Wu, and M. Pedram, Cycle-Accurate MacroModels for RT-Level Power
Analysis, Proceedings of 1997 International Symposium on Low Power Electronics
and Design, pp. 125-130, August 1997.",
year = "1997",
url = "citeseer.ist.psu.edu/746934.html" }
Citations (may not include all citations):47 Power consumption estimation in CMOS VLSI chips (context) - Liu, Svensoon - 1994
44 Activity-sensitive architectural power analysis for the cont.. (context) - Rabaey, Landman - 1995
13 Statistical Design of Macro-models For RT-Level Power Evalua.. (context) - Wu, Ding et al. - 1997
4 Esitmating power dissipation of VLSI signal processing chips.. (context) - Powell, Chau - 1990
4 EPIC Design Technology (context) - manual - 1994
2 Power esitmation for high-level synthesis (context) - Landman, Rabaey - 1993
2 Applied Linear Regrssion Models (context) - Neter, Wasseman et al. - 1989
The graph only includes citing articles where the year of publication is known.
Documents on the same site (http://atrak.usc.edu/~massoud/publications_nocgi.html): More
BEAR-FP: A Robust Framework for Floorplanning - Pedram, Kuh (1992) (Correct)
Estimation of Peak Power Dissipation in VLSI Circuits Using.. - Wu, Qiu, Pedram (Correct)
Capacitive Coupling Noise in High-Speed VLSI Circuits - Heydari, Pedram (Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC