See this document in CiteSeerX!

Approaches to Low-Power Implementations of DSP Systems (2001)  (Make Corrections)  
Keshab K. Parhi



  Home/Search   Context   Related

 
View or download:
ee.oulu.fi/~cavallar/arc...02_parhi.pdf
Cached:  PDF   PS.gz  PS  Image  Update  Help

From:  ee.oulu.fi/~cavallar/arch_cour... (more)
(Enter author homepages)

Rate this article: (best)
  Comment on this article  
(Enter summary)

Abstract: Reduction of power consumption is significantly important for all high-performance digital VLSI systems. This paper reviews several approaches for low-power implementations of building blocks for digital subscriber line (DSL) systems. Low-power implementations of Reed--Solomon (RS) coders, fast Fourier transforms (FFTs), FIR filters, and equalizers, and reduction of power consumption by use of dual supply voltages are addressed. It is shown that use of separate Galois Field functional units for ... (Update)

Similar documents (at the sentence level):
13.8%:   Approaches to Low-Power Implementations of DSP Systems - Parhi (2001)   (Correct)
7.4%:   Synthesis of Low Power Folded Programmable Coefficient FIR.. - Sundararajan, Parhi (2000)   (Correct)
5.4%:   Synthesis of Low Power CMOS VLSI Circuits Using Dual Supply.. - Sundararajan, Parhi (1999)   (Correct)

Active bibliography (related documents):   More   All
0.3:   A Low-Power, High-Performance, 1024-Point FFT Processor - Baas (1999)   (Correct)
0.3:   Power-Complexity Analysis of Pipelined VLSI FFT.. - Sangjin Hong Suhwan   (Correct)
0.3:   Reliable Broadband Communication Using a Burst Erasure Correcting .. - McAuley (1990)   (Correct)

Similar documents based on text:
0.0:   Unknown -   (Correct)

BibTeX entry:   (Update)

@misc{ parhi-approaches,
  author = "Keshab K. Parhi",
  title = "Approaches to Low-Power Implementations of DSP Systems",
  url = "citeseer.ist.psu.edu/article/parhi01approaches.html" }
Citations (may not include all citations):
296   Low-power CMOS digital design - Chandrakasan, Sheng et al. - 1992
296   Low power CMOS digital design - Chandrakasan, Brodersen - 1992
223   Theory and Practice of Error Control Codes (context) - Blahut - 1984
106   Optimizing synchronous systems (context) - Leiserson, Saxe - 1983
99   Minimizing power consumption in digital CMOS circuits (context) - Chandrakasan, Brodersen - 1995
93   Static rate-optimal scheduling of iterative data flow progra.. (context) - Parhi, Messerschmitt - 1991
66   Understanding Digital Subscriber Line Technology (context) - Starr, Cioffi et al. - 1999
35   Clustered voltage scaling technique for low-power design (context) - Usami, Horowitz - 1995
31   1-V power supply high-speed digital circuits technology with.. (context) - Mutoh - 1995
28   An efficient microcode compiler for application specific DSP.. (context) - Goossens, Rabaey et al. - 1990
25   Reed--Solomon Codes and Their Applications (context) - Wicker, Bhargava - 1994
24   HEAT: Hierarchical Energy Analysis Tool - Satyanarayana, Parhi - 1996
20   Synthesis of control circuits in folded pipelined DSP archit.. (context) - Parhi, Wang et al. - 1992
13   Low power architectural synthesis and the impact of exploiti.. - Mehra, Guerra et al. - 1996
7   Synthesis of low power CMOS VLSI circuits using dual supply .. - Sundararajan, Parhi - 1999
7   A fast single-chip implementation of 8192 complex point FFT (context) - Bidet - 1995
7   VLSI Digital Signal Processing Systems (context) - Parhi - 1999
5   VLSI design of a pipeline Reed--Solomon decoder (context) - Shao, Truong et al. - 1985
4   Architecture for a low complexity rate-adaptive Reed--Solomo.. (context) - Hasan, Bhargava - 1995
4   Design and implementation of a 1024-point pipeline FFT proce.. (context) - He, Torkelson - 1998
4   A high-speed low-power 0.3 mm CMOS gate array with variable .. (context) - Kuroda - 1996
4   Parallelism in fast Fourier transform hardware (context) - Gold, Bially - 1973
4   Low power design method using multiple supply voltages (context) - Mutsunori - 1997
4   Synthesis of folded pipelined architectures for multirate DS.. (context) - Denk, Parhi - 1998
4   New York: McGraw Hill (context) - Kumar, Warrier et al. - 1999
3   Hardware/software codesign of finite field datapath for low-.. (context) - Song, Parhi et al. - 2000
3   The VLSI implementation of a Reed--Solomon encoder using Ber.. (context) - Hsu, Reed et al. - 1984
3   Efficient standard basis Reed--Solomon encoder (context) - Jain, Parhi - 1996
3   A 64-point Fourier transform chip for video motion compensat.. (context) - Hui, Hui et al. - 1996
3   Synthesis of folded multi-dimensional DSP systems (context) - Sundararajan, Parhi - 1998
2   A systolic Reed--Solomon encoder (context) - Seroussi - 1991
2   A Radix-4 delay commutator for fast Fourier transform proces.. (context) - Swartzlander, Young et al. - 1984
2   Architecture for VLSI design of Reed--Solomon decoders (context) - Liu - 1984
2   An area-efficient VLSI architectures for decoding of Reed--S.. (context) - Hsu, Wang - 1996
2   Broadband Telecommunications Handbook (context) - Bates - 1999
2   A pipelined FFT processor for word-sequential data (context) - Bi, Jones - 1982
2   Efficient FFT implementation using digitserial arithmetic (context) - Chang, Parhi - 1999
2   Synthesis of low power folded programmable coefficient FIR d.. - Sundararajan, Parhi - 2000
2   Design of Reed--Solomon (16,12) Codec for North American adv.. (context) - Shayan, Le-Ngoc et al. - 1990
2   the VLSI design of a pipeline Reed--Solomon decoder using sy.. (context) - Shao, Reed - 1988
2   Telecommunications---Network and customer installation inter.. (context) - Network, interfaces et al. - 1998
2   A novel methodology for power consumption reduction in a cla.. (context) - Masselos - 1998
2   A 30 Mbits/s (255, 223) Reed--Solomon Decoder (context) - Politano, Depery

Documents on the same site (http://www.ee.oulu.fi/~cavallar/arch_course/papers/):   More
The Raw Microprocessor: A Computational Fabric for .. - Taylor, Kim.. (2002)   (Correct)
Rapid Scheduling of Efficient VLSI Architectures for.. - Wireless System Using   (Correct)
Custom-Instruction Synthesis for Extensible-Processor.. - Sun, Ravi, Raghunathan.. (2004)   (Correct)

Online articles have much greater impact   More about CiteSeer.IST   Add search form to your site   Submit documents   Feedback  

CiteSeer.IST - Copyright Penn State and NEC