(Enter summary)
Abstract: This dissertation presents methods for bounding the worstcase
interference between an executing program and a cycle-stealing DMA I/O operation. We first
develop a method for bounding the WCET of a program executing concurrently with cycle-stealing
DMA I/O. Our method converts the problem of bounding the WCET to one of solving a integer
linear programming problem. We implement our method in a timing tool and conduct extensive
experiments with the timing tool to demonstrate the merits of our... (Update)
Cited by: More
Hardware/Software Co-Design - De Micheli, Gupta (1997)
(Correct)
Similar documents (at the sentence level):
11.9%: A Method for Bounding the Effect of DMA I/O Interference on.. - Huang, Liu, Hull (1996)
(Correct)
6.7%: Worst-Case Timing Analysis of Cycle-Stealing DMA I/O Tasks - Huang, Liu
(Correct)
Active bibliography (related documents): More All
3.1: Worst-Case Timing Analysis of Concurrently Executing DMA I/O and.. - Huang (1997)
(Correct)
0.4: Allowing Cycle-Stealing Direct Memory Access I/O Concurrent.. - Huang, al. (1996)
(Correct)
0.3: Virtual Simple Architecture (VISA): Exceeding the.. - Anantaraman..
(Correct)
Similar documents based on text:
0.0: Unknown -
(Correct)
BibTeX entry: (Update)
T.-Y. Huang, "Worst-case timing analysis of concurrently executing DMA I/O and programs," Ph.D. dissertation, Univ. Illinois, Dept. Computer Sci., Sept. 1996. http://citeseer.ist.psu.edu/article/huang97worst.html More
@techreport{ huang96worstcase,
author = "Tai-Yi Huang",
title = "Worst-Case Timing Analysis of Concurrently Executing {DMA} {I}/{O} and Programs",
number = "UIUCDCS-R-96-1978",
year = "1996",
url = "citeseer.ist.psu.edu/article/huang97worst.html" }
Citations (may not include all citations):
1582
Scheduling algorithms for multiprogramming in a hard real-ti..
- Liu, Layland - 1973
1399
Compiler Principles (context) - Aho, Sethi et al. - 1986
336
The rate monotonic scheduling algorithm: Exact characterizat.. (context) - Lehoczky, Sha et al. - 1989
167
Calculating the maximum execution time of real--time program.. (context) - Puschner, Koza - 1989
163
Hardware-software co-synthesis for microcontrollers (context) - Ernst, Henkel et al. - 1993
97
The Architecture of Pipelined Computers (context) - Kogge - 1981
92
Reasoning about time in higher-level language software
- Shaw - 1989
87
Loop Transformations for Restructuring Compilers: The Founda.. (context) - Banerjee - 1993
83
A retargetable technique for predict84 ing execution time
- Harmon, Baker et al. - 1992
83
A retargetable technique for predicting execution time of co..
- Harmon, Baker et al. - 1994
71
Performance analysis of embedded software using implicit pat..
- Li, Malik - 1995
61
Integrating the timing analysis of pipelining and instructio.. (context) - Healy, Whalley et al. - 1995
58
PERTS: A prototyping environment for real-time systems
- Liu, Redondo et al. - 1993
55
Pipelined processors and worst case execution times
- Zhang, Burns et al. - 1993
54
Evaluating tight execution time bounds of programs by annota.. (context) - Mok, Amerasinghe et al. - 1989
49
High-Level Synthesis of ASICs under Timing and Synchronizati.. (context) - Ku, Micheli - 1992
46
Efficient microarchitecture modeling and path analysis for r..
- Li, Malik et al. - 1995
42
Performance estimation of embedded software with instruction..
- Li, Malik et al. - 1995
32
Real-time Euclid: A language for reliable real-time systems (context) - Klingerman, Stoyenko - 1986
31
Efficient worst case timing analysis of data caching
- Kim, Min et al. - 1996
31
An accurate worst case timing anal86 ysis technique for RISC..
- Lim, Bae et al. - 1994
28
Computing maximum task execution times --- a graph-based app..
- Puschner, Schedl
24
Predicting instruction cache behavior
- Mueller, Whalley et al. - 1994
21
A Real-Time Language with A Schedulability Analyzer (context) - Stoyenko - 1987
21
Program representation and translation for predictable real-..
- Niehaus - 1991
19
Experiments with a program timing tool based on sourcelevel .. (context) - Park, Shaw - 1990
19
Experiments with a program timing tool based on source-level.. (context) - Park, Shaw - 1991
17
Developing real-time tasks with predictable timing (context) - Pospischil, Puschner et al. - 1992
13
Portable execution time analysis for RISC pro87 cessors (context) - Narasimhan, Nilsen - 1994
13
Predicting program execution times by analyzing static and d.. (context) - Park - 1993
13
Deterministic upperbounds of the worst-case execution times .. (context) - Liu, Lee - 1994
11
Correlation analysis techniques for refining execution time ..
- Gupta, Gopinath - 1994
9
Predicting Deterministic Execution Times of Real-Time Progra.. (context) - Park - 1992
8
Predictable Cache Design for Real-Time Systems (context) - Kirk - 1990
7
Co-Synthesis of Hardware and Software for Digital Embedded S.. (context) - Gupta - 1993
7
Static Cache Simulation and its Applications
- Mueller - 1994
6
analysi inputoutput paradigm real time system (context) - Klein, An et al. - 1990
5
Worst case timing analysi RISC processor RR case study
- Young, Sung et al. - 1995
4
A comprehensive compiler based timing analysis tool for real.. (context) - Amerasinghe - 1989
2
The dataflow real-time system: A case study (context) - Chen - 1987
2
Smart cache design (context) - Kirk - 1989
2
Smart cache design using the MIPS R (context) - Kirk, Strosnider - 1990
1
the feasibility of response time predictions---an experiment.. (context) - Vrchoticky, Puschner - 1991
Documents on the same site (http://www-rtsl.cs.uiuc.edu/papers/index.html): More
Methods for Validating Real-Time Constraints - Liu, Ha (1995)
(Correct)
ICS: A System For Imprecise Computations - Hull, Liu (1993)
(Correct)
Probabilistic Analysis And Scheduling Of Critical Soft Real-Time.. - Gardner (1999)
(Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC