for 1-D Leaf Cell Synthesis Krzysztof S. Berezowski Wrocl/aw University of...  Home/Search
Context
Related
| pleple.ict.pwr.wro...ski_KS_DSD2001.pdf Cached: PDF This document uses CoBlitz to cache paper downloads. If your firewall is blocking outgoing connections to port 3125, you can use these links to download local copies.
PS.gz PS Image Update HelpFrom: pleple.ict.pwr.wroc....?page_id=5 (more) (Enter author homepages) |
Rate this article:      (best)Comment on this article |
Abstract: In this paper, a new method of transistor chaining for 1-D automatic leaf cell synthesis is presented. The method allows synthesis of cells suitable for row-based layouts with no restrictions imposed on network topologies/transistor sizes. The novelty of the solution arises from transistor chaining with integrated dynamic transistor folding. We provide the theoretical analysis of transistor folding, then formulate the problem and solve it using the computational model made after that of [1].... (Update)
Similar documents (at the sentence level):
79.1%: Transistor Chaining with Integrated Dynamic Folding for 1-D.. - Berezowski (Correct)
Active bibliography (related documents): More All
0.9: Challenges of CAD Development for Datapath Design - Chan, Chowdhary, Krishna.. (Correct)
0.6: CELLERITY: A Fully Automatic Layout Synthesis.. - Guruswamy.. (1997) (Correct)
0.5: CLIP: An Optimizing Layout Generator for Two-Dimensional CMOS.. - Gupta, Hayes (1997) (Correct)
Similar documents based on text:
0.0: Unknown - (Correct)
BibTeX entry: (Update)
@misc{ cell-transistor,
author = "For Leaf Cell",
title = "Transistor Chaining with Integrated Dynamic Folding",
url = "citeseer.ist.psu.edu/743338.html" }
Citations (may not include all citations):442 Concrete Mathematics (context) - Graham, Knuth et al. - 1994
31 The Algorithm Design Manual (context) - Skiena - 1998
26 Optimal layout of CMOS functional arrays (context) - Uehara, vanCleemput - 1979
13 Optimal chaining of CMOS transistors in a functional cell (context) - Wimer, Pinter et al. - 1987
9 LiB: A CMOS cell compiler (context) - Hsieh, Hwang et al. - 1991
9 An efficient layout style for two-metal CMOS leaf cells and .. (context) - Hwang, Hsieh et al. - 1993
7 XPRESS: A cell layout generator with integrated transistor f.. (context) - Gupta, The et al. - 1996
6 Width minimization of two-dimensional CMOS cells using integ.. - Gupta, Hayes - 1996
6 Layout optimization of static CMOS functional cells (context) - Maziasz, Hayes - 1990
5 Transistor level placement for full custom datapath cell des.. (context) - Vahia, Ciesielski - 1999
4 CM controllogic layout synthesi system high performance .. - Feldman, synthesis et al. - 1998
4 CELLERITY: A fully automatic layout synthesis system for sta.. - Guruswamy, Maziasz et al. - 1997
4 Elsevier Science Publishers B (context) - Fleischner, Related - 1990
4 Minimum area layout of series-parallel transistor networks i.. (context) - Chakravarty, He et al. - 1991
4 Technique for planning of terminal locations of leaf cells i.. (context) - Krishna, Chen et al. - 1998
3 Depth-first-search and dynamic programming algorithms for ef.. (context) - Bar-Yehuda, Feldman et al. - 1989
3 A fast transistor chaining algorithm for CMOS cell layout (context) - Hwang, Hsieh et al. - 1990
2 Designing a high complexity microprocessor using the allianc.. (context) - Greiner, Lucas et al. - 1994
2 A systematic approach to transistor pairing (context) - Berezowski - 2000
2 Wydawnictwa Naukowo-Techniczne (context) - Cormen, Leiserson et al. - 2000
2 cell layout with integrated transistor folding (context) - Gupta, Hayes et al. - 1998
2 Transistor chaining in static CMOS functional cells of arbit.. (context) - Carlson, Chen et al. - 1999
2 CMOS IC Layout (context) - Clein - 2000
Documents on the same site (http://pleple.ict.pwr.wroc.pl/~kberezow/?page_id=5):
Automatic Design of Binary and Multiple-Valued Logic.. - Krzysztof Berezowski .. (2005) (Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC