(Enter summary)
Abstract: We introduce new architectural optimizations for asynchronous systems. These
optimizations allow application of voltage scaling, to reduce power consumption while
maintaining system throughput. In particular, three new asynchronous sequencer
designs are introduced, which increase the concurrent activity of the system. We show
that existing datapaths will not work correctly at the increased level of concurrency.
To insure correct operation, modified latch and multiplexer designs are presented,... (Update)
Context of citations to this paper: More
.... This is an expanded version of a paper by the same name, appearing in the 1996 International Symposium on Low Power Electronics and Design [19]. y This author was supported by grants from CONICIT and UNEXPO, Venezuela. z This author is supported by an NSF CAREER Award MIP...
.... in dual rail datapaths, only Kagotani and Nanya address the issue of data hazards [39] Their work appeared at the same time as ours [73]. Section 3.1.2 above presented the ASM module introduced by Kagotani and Nanya as a concurrent sequencer. Kagotani and Nanya also...
Cited by: More
Contributions to the Design of Asynchronous Macromodular Systems - Plana (1998)
(Correct)
Concurrency-Oriented Optimization for Low-Power Asynchronous.. - Plana, Nowick (1996)
(Correct)
Active bibliography (related documents): More All
0.5: Asynchronous Circuits - Shams, Ebergen, Elmasry
(Correct)
0.3: Automatic Synthesis of Extended Burst-Mode Circuits: Part I.. - Yun, Dill (1996)
(Correct)
0.3: Scanning the Technology: Applications of Asynchronous.. - van Berkel, Josephs, Nowick (1999)
(Correct)
Similar documents based on text: More All
0.5: Energy-Conscious Compilation Based On Voltage Scaling - Saputra, Kandemir.. (2002)
(Correct)
0.3: Detecting Undetectable Controller Faults Using Power.. - Carletta Papachristou.. (2000)
(Correct)
0.2: A Burst-Mode Oriented Back-End for the Balsa Synthesis.. - Chelcea, Bardsley.. (2002)
(Correct)
Related documents from co-citation: More All
4: Single-Rail Handshake Circuits (context) - Peeters - 1996
2: Low-Power CMOS Digital Design
- Chandrakasan, Sheng et al. - 1992
2: Simulation Program with Integrated Circuit Emphasis (context) - Nagel, Pederson - 1973
BibTeX entry: (Update)
L. A. Plana and S. M. Nowick. Concurrency-oriented optimization for low-power asynchronous systems. In Proc. International Symposium on Low Power Electronics and Design, pages 151--156, August 1996. http://citeseer.ist.psu.edu/74066.html More
@inproceedings{ plana96concurrencyoriented,
author = "L. Plana and S. Nowick",
title = "Concurrency-Oriented Optimization for Low-Power Asynchronous Systems",
booktitle = "International Symposium on Low Power Electronics and Design",
pages = "151--156",
year = "1996",
url = "citeseer.ist.psu.edu/74066.html" }
Citations (may not include all citations):
296
Low-power CMOS digital design
- Chandrakasan, Sheng et al. - 1992
108
Programming in VLSI: From communicating processes to delayin.. (context) - Martin - 1990
107
Optimizing power using transformations
- Chandrakasan, Potkonjak et al. - 1995
102
System timing (context) - Seitz - 1980
99
Asynchronous Sequential Switching Circuits (context) - Unger - 1969
83
Communications of the ACM (context) - Sutherland - 1989
42
asynchronous state machines (context) - Yun, Dill et al. - 1992
41
Automatic synthesis of locally-clocked asynchronous state ma.. (context) - Nowick, Dill - 1991
33
Low-power operation using self-timed circuits and adaptive s.. (context) - Nielsen, Niessen et al. - 1994
31
Handshake Circuits: an Asynchronous Architecture for VLSI Pr.. (context) - van Berkel - 1993
27
Translating Concurrent Communicating Programs into Asynchron.. (context) - Brunvand - 1991
21
Four-phase micropipeline latch control circuits
- Furber, Day - 1996
19
Computing without clocks: Micropipelining the ARM processor (context) - Furber - 1995
15
Single-rail handshake circuits (context) - Peeters, van Berkel - 1995
15
Single-Rail Handshake Circuits (context) - Peeters - 1996
13
Asynchronous circuits for low power: A DCC error corrector (context) - van Berkel, Burgess et al. - 1994
11
Designing an asynchronous communications chip (context) - Marshall, Coates et al. - 1994
11
A low-power asynchronous data-path for a FIR filter bank (context) - Nielsen, Sparso - 1996
8
Simulation program with integrated circuit emphasis (context) - Nagel, Pederson - 1983
6
A hybrid asynchronous system design environment (context) - Farnsworth, Edwards et al. - 1995
6
VLSI programming of asynchronous circuits for low power (context) - van Berkel, Rem - 1995
5
High-performance asynchronous pipeline circuits
- Yun, Beerel et al. - 1996
4
volume 2 of Switching Theory (context) - Miller, Machines - 1965
4
UCLOCK: Automated design of high-performance asychronous sta.. (context) - Nowick, Coates - 1994
4
A building block approach to unclocked systems (context) - Unger - 1993
2
Sequencer circuits for VLSI programming (context) - Bailey, Josephs - 1995
2
Concurrency-oriented optimization for low-power asynchronous..
- Plana, Nowick - 1996
1
Design of sequencer circuits: a case study in SIalgebra (context) - Josephs, Bailey - 1995
Documents on the same site (http://www.cs.columbia.edu/~library/1996.html): More
Estimating a Largest Eigenvector by Polynomial Algorithms.. - Leyk, Wozniakowski (1996)
(Correct)
An Intractability Result for Multiple Integration - Sloan, Wozniakowski (1996)
(Correct)
Reflectance and Texture of Real-World Surfaces - Dana, Nayar, van Ginneken.. (1997)
(Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC