Jeffrey B. Rothman, Alan Jay Smith  Home/Search
Context
Related
| berkeley.edu/techrepor...CSD991087.ps Cached: PS.gz PS PDF This document uses CoBlitz to cache paper downloads. If your firewall is blocking outgoing connections to port 3125, you can use these links to download local copies.
Image Update HelpPS.gz PS PDF From: berkeley.edu/access...CSD991087 (more) (Enter author homepages) |
Rate this article:      (best)Comment on this article |
Abstract: The major limitation on the performance of shared memory multiprocessors running parallel programs is the memory trac due to sharing, i.e., the coherence or consistency induced memory trac. Much of this trac occurs due to false sharing (when two or more processors use disjoint portions of the same cache block) and dead sharing (the transfer of unreferenced words in a block when the block moves between caches). Dead and false sharing can be minimized or eliminated by the use of a small block... (Update)
Active bibliography (related documents): More All
0.8: Sector Cache Design and Performance - Rothman, Smith (1999) (Correct)
0.8: The Pool of Subsectors Cache Design - Rothman, Smith (1999) (Correct)
0.5: Sharing Speculation: A Mechanism for Low-Latency.. - Desikan, Huh, Burger, .. (2003) (Correct)
System load high. Please wait...
Timeout. Please try your query later.
Similar documents based on text:
0.0: Unknown - (Correct)
BibTeX entry: (Update)
@inproceedings{ rothman02minerva,
author = "Jeffrey B. Rothman and Alan Jay Smith",
title = "Minerva: An Adaptive Subblock Coherence Protocol for Improved {SMP} Performance",
booktitle = "{ISHPC}",
pages = "64-77",
year = "2002",
url = "citeseer.ist.psu.edu/736513.html" }
Citations (may not include all citations):138 SPLASH: Stanford Parallel Applications for Shared-Memory (context) - Singh, Weber et al. - 1992
106 Microprocessor User's Manual (context) - MIPS - 1996
96 A Characterization of Sharing in Parallel Programs And Its A.. (context) - Eggers, Katz - 1988
88 A Survey of Cache Coherence Schemes for Multiprocessors (context) - Stenstr - 1990
85 Cache Write Policies and Performance - Jouppi - 1993
82 A LowOverhead Coherence Solution for Multiprocessors with Pr.. (context) - Papamarcos, Patel - 1984
81 Reducing False Sharing on Shared Memory Multiprocessors thro.. - Jeremiassen, Eggers - 1995
65 Eliminating False Sharing (context) - Eggers, Jeremiassen - 1991
49 Pentium Pro Family Developer's Manual (context) - Corp - 1996
48 Evaluating the Performance of Four Snooping Cache Coherency .. (context) - Eggers, Katz - 1989
46 Cache Coherence in Large-Scale SharedMemory Multiprocessors:.. - Lilja - 1993
40 Adjustable Block Size Coherent Caches - Dubnicki, LeBlanc - 1992
34 The Performance Impact of Block Sizes and Fetch Strategies (context) - Przybylski - 1990
27 The Accuracy of Trace-Driven Simulation of Multiprocessors (context) - Goldschmidt, Hennessy - 1993
26 Experimental Evaluation of On-Chip Microprocessor Cache Memo.. (context) - Hill, Smith - 1984
23 Coherency For Multiprocessor Virtual Address Caches (context) - Goodman - 1987
22 A cache coherence approach for large multiprocessor systems (context) - Archibald - 1988
16 Low-Cost Multiprocessor Bus for Workstations and Midrange Se.. (context) - Bryg, Chan et al. - 1996
15 Decoupled Sectored Caches: conciliating low tag implementati.. - Seznec - 1994
15 False Sharing and Spatial Locality in Multiprocessor Caches - Torrellas, Lam et al. - 1994
13 Two Techniques for Improving Performance on Bus-based Multip.. (context) - Anderson, Baer - 1995
12 Boosting the Performance of Hybrid Snooping Cache Protocols (context) - Dahlgren - 1995
10 Cache Protocols with Partial Block Invalidations (context) - Chen, Dubois - 1993
7 and Improvement of the Cache Behavior of Shared Data in Cach.. (context) - Torrellas, Lam et al. - 1990
7 Private communication (context) - Alpert, Corp - 1999
7 Design of the AlphaServer Multiprocessor Server Systems (context) - Hayes - 1994
5 An Adaptive Update-Based Cache Coherence Protocol for Reduct.. - akan, Per et al. - 1994
5 Structural Aspects of the System/360 Model (context) - Liptay - 1968
5 Design and Evaluation of a Subblock Cache Coherence Protocol.. - Anderson, Baer - 1994
3 Evaluation of Cache Consistency Algorithm Performance (context) - rey, Gee et al. - 1996
2 False Sharing and its E ect on Shared Memory Performance (context) - Bolosky, Scott - 1993
2 Cache Coherence (context) - Cantrell - 1990
2 A Dynamic Cache Sub-block Design to Reduce False Sharing - Kadiyala, Bhuyan - 1995
2 Analysis of Shared Memory Misses and Reference Patterns (context) - rey, Rothman et al. - 1999
2 Multiprocessor Memory Reference Generation Using Cerberus (context) - rey, Rothman et al. - 1999
2 Computer Science Division (context) - rey, Rothman et al. - 1999
2 The Pool of Subsectors Cache Design - rey, Rothman et al. - 1999
1 Essential Misses and Data Trac in Coherence Protocols (context) - Dubois, Skeppstedt et al. - 1995
1 ect of Sharing on the Cache and Bus Performance of Parallel .. (context) - Eggers, Katz - 1989
1 and David A. Patterson. Computer Architecture, A Quantitativ.. (context) - Hennessy - 1996
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC