L. Bisdounis S. Nikolaidis O. Koufopavlou C. Goutis VLSI Design Laboratory,...  Home/Search
Context
Related
| hwswworld.com/downloads/f2/09D_3.PDF Cached: PS.gz PS PDF This document uses CoBlitz to cache paper downloads. If your firewall is blocking outgoing connections to port 3125, you can use these links to download local copies.
Image Update HelpPS.gz PS PDF From: hwswworld.com/downloads/f2/ (more) (Enter author homepages) |
Rate this article:      (best)Comment on this article |
Abstract: In this paper an accurate, analytical model for the evaluation of the CMOS inverter delay in the sub-micron regime, is presented. A detailed analysis of the inverter operation is provided which results to accurate expressions describing the output waveform. These analytical expressions are valid for all the inverter operation regions and input waveform slopes. They take into account the influences of the short-circuit current during switching, and the gate-to-drain coupling capacitance. The... (Update)
Active bibliography (related documents): More All
0.7: Transient Analysis of a CMOS Inverter Driving Resistive.. - Tang, Friedman (2000) (Correct)
0.3: Piece Wise Linear Performance Modeling Of Submicronic CMOS.. - Rezzoug, Auvergne (Correct)
0.3: Calculating Worst-Case Gate Delays Due to Dominant Capacitance.. - Dartu, al. (1997) (Correct)
Similar documents based on text: More All
0.3: Single transistor primitive for timing and power.. - Chatzigeorgiou.. (2000) (Correct)
0.3: Efficient output waveform evaluation of a CMOS inverter based .. - Chatzigeorgiou (2002) (Correct)
0.2: Analytical Estimation Of Propagation Delay And.. - Nikolaidis.. (1999) (Correct)
BibTeX entry: (Update)
@misc{ koufopavlou-switching,
author = "Bisdounis Nikolaidis Koufopavlou",
title = "Switching Response Modeling of the CMOS Inverter for Sub-micron Devices",
url = "citeseer.ist.psu.edu/736136.html" }
Citations (may not include all citations):159 Principles of CMOS VLSI Design: A Systems Perspective (context) - Weste, Eshraghian - 1993
76 Alpha-power law MOSFET model and its applications to CMOS in.. (context) - Sakurai, Newton - 1990
40 CMOS circuit speed and buffer optimization (context) - Hedenstierna, Jeppson - 1987
20 CMOS Digital Circuit Technology (context) - Shoji - 1988
16 A simple MOSFET model for circuit analysis (context) - Sakurai, Newton - 1991
12 Inverter models of CMOS gates for supply current and delay e.. (context) - Nabavi-Lishi, Rumin - 1994
9 Modeling and simulation of insulated-gate field-effect trans.. (context) - Shichman, Hodges - 1968
8 Modeling the influence of the transistor gain ratio, and the.. (context) - Jeppson - 1994
6 Methods to improve digital MOS macromodel accuracy (context) - Kong, Overhauser - 1995
5 Elementary Differential Equations (context) - Rainville, Bedient - 1969
5 A comprehensive delay model for CMOS inverters (context) - Dutta, Shetti et al. - 1995
3 Analytical transient response of CMOS inverters (context) - Kayssi, Sakallah et al. - 1992
1 Delay models for CMOS, BiCMOS, BiNMOS circuits and their app.. (context) - Embabi, Damodaran - 1994
1 Simultaneous delay and maximum current calculation in CMOS g.. (context) - Nabavi-Lishi, Rumin - 1992
1 Switching response of complementary symmetry MOS transistor .. (context) - Burns - 1964
Documents on the same site (http://www.hwswworld.com/downloads/f2/): More
An Object-Oriented Model for Specification.. - Böttger.. (Correct)
Fast Sequential Circuit Test Generation Using.. - Rudnick, Vietti.. (1998) (Correct)
Algorithms for Detailed Placement of Standard Cells - Vygen (Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC