See this document in CiteSeerX!

Hardware Support for Thread-Level Speculation  (Make Corrections)  
Thesis Summary J. Gregory Steffan Thursday, Feb 27 2003, 2pm, Weh4623 Thesis...



  Home/Search   Context   Related

 
View or download:
toronto.edu/~steff...thesis_summary.pdf
Cached:  PDF   PS.gz  PS  Image  Update  Help

From:  toronto.edu/~steffan/papers/ (more)
(Enter author homepages)

Rate this article: (best)
  Comment on this article  
(Enter summary)

Abstract: Novel architectures that support multithreading, for example chip multiprocessors, have become increasingly commonplace over the past decade: examples include the Sun MAJC, IBM Power4, Alpha 21464, and Intel Xeon, HP PA-8800. However, only workloads composed of independent threads can take advantage of these processors---to improve the performance of a single application, that application must be transformed into a parallel version. Unfortunately the process of parallelization is extremely... (Update)

Similar documents (at the sentence level):
20.9%:   Hardware Support for Thread-Level Speculation - Steffan (2003)   (Correct)
13.2%:   Improving Value Communication for Thread-Level Speculation - Steffan, Colohan, Zhai.. (2002)   (Correct)
7.7%:   A Scalable Approach to Thread-Level Speculation - Steffan, Colohan, Zhai, Mowry (2000)   (Correct)

Active bibliography (related documents):   More   All
0.5:   Compiler Optimization of Value Communication for Thread-Level.. - Zhai (2005)   (Correct)
0.4:   Compiler Optimization of Scalar Value Communication.. - Zhai, Colohan.. (2002)   (Correct)
0.2:   The Jrpm System for Dynamically Parallelizing Java Programs - Chen, Olukotun (2003)   (Correct)

Similar documents based on text:   More   All
0.3:   Architectural Support for Thread-Level Data Speculation - Steffan, Colohan, Mowry (1997)   (Correct)
0.3:   The Potential for Thread-Level Data Speculation in.. - Steffan, Mowry (1997)   (Correct)
0.3:   Extending Cache Coherence to Support Thread-Level Data.. - Steffan, Colohan, Mowry (1998)   (Correct)

BibTeX entry:   (Update)

@misc{ gregory-hardware,
  author = "Thesis Summary Gregory",
  title = "Hardware Support for Thread-Level Speculation",
  url = "citeseer.ist.psu.edu/733919.html" }
Citations (may not include all citations):
251   Simultaneous Multithreading: Maximizing On-Chip Parallelism - Tullsen, Eggers et al. - 1995
222   The SGI Origin: A ccNUMA Highly Scalable Server (context) - Laudon, Lenoski - 1997
139   The Predictability of Data Values - Sazeides, Smith - 1997
125   Trace processors - Rotenberg, Jacobson et al. - 1997
117   Clock rate versus IPC: the end of the road for conventional .. - Agarwal, Hrishikesh et al. - 2000
116   Highly accurate data value prediction using hybrid predictor.. - Wang, Franklin - 1997
104   Lazy code motion - Knoop, Ruthing
103   Speculative execution based on value prediction - Gabbay, Mendelson - 1996
76   Doacross: Beyond vectorization for multiprocessors (context) - Cytron - 1986
72   A Dynamic Multithreading Processor - Akkary, Driscoll - 1998
53   High-speed multiprocessors and compilation techniques (context) - Padua, Kuck et al. - 1980
46   Quantifying the complexity of superscalar processors - Palacharla, Jouppi et al. - 1996
26   the value locality of store instructions - Lepak, Lipasti - 2000
24   Exceeding the dataflow limit via value prediction (context) - Lipasti, Shen - 1996
20   MAJC: Microprocessor Architecture for Java Computing (context) - Tremblay - 1999
19   Value prediction for speculative multithreaded architectures - Marcuello, Tubella et al. - 1999
18   Ev8: The post-ultimate alpha (context) - Emer - 2001
12   Power4: A Dual-CPU Processor Chip (context) - Kahle - 1999
11   A study of single-chip processor/ cache organizations for la.. - Farrens, Tyson et al. - 1994
10   Compiler optimization of scalar value communication between .. - Zhaia, Colohan et al. - 2002
8   Languages and Compilers for Parallel Computing (context) - Tjiang, Wolf et al. - 1992
3   Compiling sequential programs for a thread level speculative.. (context) - Colohan, Zhaia et al. - 2003
http://www.sibyte.com/mercurian

Documents on the same site (http://www.eecg.toronto.edu/~steffan/papers/):   More
Project Final Report: - Secure Sharing With   (Correct)
Exploring Thread-Level Speculation in Software: The.. - Papadimitriou, Mowry (2001)   (Correct)
Architectural Requirements for In-Pipeline CCMs - Gregory Steffan Reconfigurable   (Correct)

Online articles have much greater impact   More about CiteSeer.IST   Add search form to your site   Submit documents   Feedback  

CiteSeer.IST - Copyright Penn State and NEC