for Digital Circuits Modeling, Simulation and Test A. Jutman, J. Raik, R....  Home/Search
Context
Related
| pld.ttu.ee/~jaan/PDF/p074.pdf Cached: PS.gz PS PDF This document uses CoBlitz to cache paper downloads. If your firewall is blocking outgoing connections to port 3125, you can use these links to download local copies.
Image Update HelpPS.gz PS PDF From: pld.ttu.ee/~jaan/articles (more) (Enter author homepages) |
Rate this article:      (best)Comment on this article |
Abstract: In this paper we sum up the research that was done during the last decade on the topic of Structurally Synthesized Binary Decision Diagrams (SSBDDs). We describe general properties of SSBDDs, which make this model very efficient for circuit structure dependent methods and algorithms. In addition, we describe a deterministic test generation algorithm based on SSBDDs and four efficient simulation methods of different classes: logic simulation, multi-valued simulation, timing simulation, and... (Update)
Active bibliography (related documents): More All
1.9: Unknown - Proc Rd International (Correct)
0.6: Timing Simulation of Digital Circuits with Binary Decision.. - Ubar, Jutman, Peng (2001) (Correct)
0.5: Design Error Diagnosis in Digital Circuits without Error Model - Ubar, Borrione (1999) (Correct)
Similar documents based on text: More All
0.3: Structurally Synthesized Binary Decision Diagrams - Jutman Peder Raik (Correct)
0.3: Diagnostic Software with WEB Interface for Teaching Purposes - Vislogubov Jutman Kruus (Correct)
0.2: A Decision Diagram based Hierarchical Test Pattern Generator - Jervan Markus Raik (Correct)
BibTeX entry: (Update)
@misc{ circuits-ssbdds,
author = "For Digital Circuits",
title = "SSBDDs: Advantageous Model and Efficient Algorithms",
url = "citeseer.ist.psu.edu/733637.html" }
Citations (may not include all citations):1726 Graph-based algorithms for Boolean function manipulation - Bryant - 1986
316 Efficient Implementation of a BDD Package (context) - Brace, Rudell et al. - 1990
308 Digital Systems Testing and Testable Design (context) - Abramovici, Breuer et al. - 1999
114 An Implicit Enumeration Algorithm to Generate Tests for Comb.. (context) - Goel - 1981
29 Test Synthesis with Alternative Graphs (context) - Ubar - 1996
19 Test Generation for Digital Circuits Using Alternative Graph.. (context) - Ubar - 1976
8 Minimization of Free BDDs - Gnther, Drechsler - 1999
5 Multi-Valued Simulation of Digital Circuits with Structurall.. (context) - Ubar - 1998
3 Beschreibung Digitaler Einrichtungen mit Alternativen Graphe.. (context) - Ubar - 1980
3 Recent Advances in BDD Based Representations for Boolean Fun.. (context) - Narayan - 1999
2 Design Error Diagnosis in Digital Circuits with Stuck-at Fau.. (context) - Jutman, Ubar - 2000
2 Timing Simulation of Digital Circuits with Binary Decision D.. - Ubar, Jutman et al. - 2001
2 Parallel Critical Path Tracing Fault Simulation (context) - Ubar - 1994
2 Feasibility of Structurally Synthesized BDD Models for Test .. (context) - Raik, Ubar - 1998
Documents on the same site (http://www.pld.ttu.ee/~jaan/articles.html): More
Structurally Synthesized Binary Decision Diagrams - Jutman Peder Raik (Correct)
A Decision Diagram based Hierarchical Test Pattern Generator - Jervan Markus Raik (Correct)
Fast Test Pattern Generation for Sequential Circuits Using.. - Raik, Ubar (2000) (Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC