Synthesis A. Jemai: INSAT, Tunis, Tunisia, P. Kission, ANACAD, Grenoble...  Home/Search
Context
Related
| hwswworld.com/downloads/f2/08A_1.PDF Cached: PS.gz PS PDF This document uses CoBlitz to cache paper downloads. If your firewall is blocking outgoing connections to port 3125, you can use these links to download local copies.
Image Update HelpPS.gz PS PDF From: hwswworld.com/downloads/f2/ (more) (Enter author homepages) |
Rate this article:      (best)Comment on this article |
Abstract: Architecture ARCHITECTURAL SIMULATION RTL Description Simulation Synthesis Back-end - Statistics - Execution Models of the Operations Fig. 1: Mixing Synthesis and Simulation After scheduling and allocation we know how the behavioral description will be realized by the architecture. All the complex operations are decomposed into basic transfers (and operator activation). The paths used to transfer data in the data path are also fixed. These may be made through multiplexers, switches and ... (Update)
Active bibliography (related documents): More All
0.5: Overlap and frontiers between behavioral and RTL synthesis - Cesrio, Sugar, Suescun.. (Correct)
0.2: Visual Register-Transfer Description of VLSI Microarchitectures - Nestor (Correct)
0.2: CHESS: Retargetable Code Generation For Embedded DSP Processors - Lanneer, al. (1995) (Correct)
Similar documents based on text: More All
0.4: IWLAS'97 Title: - Unified Evaluation Model (Correct)
0.3: Analysis of Different Protocol Description Styles.. - Pirmez, Rahmouni, .. (1996) (Correct)
0.2: Efficient Integration of Behavioral Synthesis within.. - Cesrio Sugar Moussa (Correct)
BibTeX entry: (Update)
@misc{ insat-architectural,
author = "Synthesis Jemai Insat",
title = "Architectural Simulation in the Context of Behavioral",
url = "citeseer.ist.psu.edu/733019.html" }
Citations (may not include all citations):39 Algorithmic and Register-Transfer Level Synthesis: The Syste.. (context) - Thomas, Lagnese et al. - 1990
37 PHIDEO, A Silicon Compiler for High Speed Algorithms (context) - Lippens, van Meerbergen et al. - 1991
32 Cathedral-III: Architecture-Driven Highlevel Synthesis for H.. (context) - Note, Geurts et al. - 1991
21 A Simulation Environment for Hardware-Software Codesign (context) - Coumeri, Thomas - 1995
20 The System Architect's Workbench - Thomas, Dirkes et al. - 1988
9 High-Level Synthesis and Codesign Methods: An Application to.. (context) - Paulin, Frhel et al. - 1995
9 Behavioral Synthesis and Component Re-use with VHDL (context) - Jerraya, Ding et al. - 1996
4 MIES: A Micro-Architecture Design Tool (context) - Nestor, Soudan et al. - 1989
2 Interactive behavioral synthesis (context) - Gajski - 1996
1 Behavioral Compiler Methodology (context) - Inc - 1995
1 Combining Behavioral synthesis and Architectural simulation (context) - Jemai, Kission et al. - 1997
1 Assignment Decision Diagram for High-Level Synthesis - Chaiyakul, Gajski - 1992
1 intensive use of Behavioral synthesis for the design of XXXX.. (context) - al - 1996
Documents on the same site (http://www.hwswworld.com/downloads/f2/): More
An Object-Oriented Model for Specification.. - Böttger.. (Correct)
Fast Sequential Circuit Test Generation Using.. - Rudnick, Vietti.. (1998) (Correct)
Algorithms for Detailed Placement of Standard Cells - Vygen (Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC