See this document in CiteSeerX!

Bus-Based COMA - Reducing Traffic in Shared-Bus Multiprocessors (1996)  (Make Corrections)  (11 citations)
Anders Landin and Fredrik Dahlgren*
Proc. of the 2nd IEEE Symp. on High-Performance Computer Architecture (HPCA-2)



  Home/Search   Context   Related

 
View or download:
sics.se/cna/publications/hpca2.ps
Cached:  PS.gz  PS  PDF   Image  Update  Help

From:  sics.se/cna/publications (more)
(Enter author homepages)

Rate this article: (best)
  Comment on this article  
(Enter summary)

Abstract: A problem with bus-based shared-memory multiprocessors is that the shared bus rapidly becomes a bottleneck in the machine, effectively limiting the machine size to somewhere between ten and twenty processors. We propose a new architecture, the Bus-Based COMA (BB-COMA) that addresses this problem. Compared to the standard UMA architecture, the BB-COMA has lower requirements on bus bandwidth. We have used program-driven simulation to study the two architectures running applications from the... (Update)

Context of citations to this paper:   More

...much of the potential performance benefits offered by the COMA over NUMA and UMA systems. The effects of this has been studied in [11, 2]. 2.1. Shared attraction memories Depending on the behavior of the application program, we can expect either improvements or...

...in the system, to avoid loss of data, the line must be relocated to some other AM that has space for it. Bus based COMA [LQK94, LK95, LD96] can solve the problem by using the broadcasting feature of the bus [CKL99] However, use of such bus is expensive and not scalable. In...

Cited by:   More
The DDMlite, - Design And Implementation   (Correct)
Performance Characterization of Shared Attraction Memories in.. - Karlgren (1997)   (Correct)
Global Bus Design of a Bus-Based COMA Multiprocessor DICE - Gyungho Lee Bland   (Correct)

Active bibliography (related documents):   More   All
0.5:   Binding Time in Distrubuted Shared Memories - Kong (1999)   (Correct)
0.4:   Relaxing the Inclusion Property in Cache Only Memory.. - Jinseok Kong And (1996)   (Correct)
0.4:   Reducing Coherence Overhead in Shared-Bus Multiprocessors - Cho, Lee (1996)   (Correct)

Similar documents based on text:   More   All
0.3:   Curriculum Vitæ - Nilsson   (Correct)
0.2:   A Study of the Efficiency of Shared Attraction Memories in.. - Landin, Karlgren (1997)   (Correct)
0.2:   Reducing the Replacement Overhead in Bus-Based COMA.. - Dahlgren, Landin (1997)   (Correct)

Related documents from co-citation:   More   All
10:   DDM -- A Cache-Only Memory Architecture - Hagersten, Landin et al. - 1992
8:   An Argument for Simple COMA - Saulsbury, Wilkinson et al. - 1995
7:   Evaluating the Memory Overhead Required for COMA Architectures (context) - Joe, Hennessy - 1994

BibTeX entry:   (Update)

A. Landin and F. Dahlgren. Bus-Based COMA -- Reducing Traffic in Shared-Bus Multiprocessors. In Proceedings of the 2nd International Symposium on High-Performance Computer Architecture, pages 95-- 105, February 1996. http://citeseer.ist.psu.edu/729191.html   More

@inproceedings{ landin96busbased,
    author = "A. Landin and F. Dahlgren",
    title = "Bus-based {COMA}: Reducing Traffic in Shared-bus Multiprocessors",
    booktitle = "Proc. of the 2nd {IEEE} Symp. on High-Performance Computer Architecture ({HPCA}-2)",
    year = "1996",
    url = "citeseer.ist.psu.edu/729191.html" }
Citations (may not include all citations):
496   SPLASH: Stanford Parallel Applications for Shared-Memory (context) - Singh, Weber et al. - 1992
249   Tolerating Latency Through Software Controlled Data Prefetch.. - Mowry - 1994
145   DDM - A CacheOnly Memory Architecture - Hagersten, Landin et al. - 1992
92   Performance Evaluation of Memory Consistency Models for Shar.. - Gharachorloo, Gupta et al. - 1991
82   A Low Overhead Coherence Solution for Multiprocessors with P.. (context) - Papamarcos, Patel - 1984
57   An Argument for Simple COMA - Saulsbury, Wilkinson et al. - 1995
48   Evaluating the Performance of Four Snooping Cache Coherence .. (context) - Eggers, Katz - 1989
41   The CacheMire Test Bench --- A Flexible and Effective Approa.. (context) - Brorsson, Dahlgren et al. - 1993
39   Toward Scalable Cache-Only Memory Architectures - Hagersten - 1992
32   Data Diffusion Machine - a Scalable Shared Virtual Memory Mu.. (context) - Warren, Haridi - 1988
29   Evaluating the Memory Overhead Required for COMA Architectur.. (context) - Joe, Hennessy - 1994
15   Comparative Performance Evaluation of Cache-Coherent NUMA an.. (context) - Stenstrm, Joe et al. - 1992
12   Performance Optimizations, Implementation, and Verification .. (context) - Galles, Williams - 1994
12   Boosting the Performance of Hybrid Snooping Cache Protocols (context) - Dahlgren - 1995
10   Simple Compiler Algorithms to Reduce Ownership Overhead in C.. (context) - Skeppstedt, Stenstrm - 1994
8   An Assessment of COMA Multiprocessors (context) - Lee - 1995
6   Reducing the Replacement Overhead in Bus-based COMA Multipro.. - Dahlgren, Landin - 1995
3   COMA-F: A Non-Hierarchical Cache-Only Memory Architecture (context) - Joe - 1995
3   Protocol Mapping in Bus Based COMA Multiprocessors - Quattlebaum, Lee et al. - 1994
2   SiCO - a Simple COMA Implementation (context) - Saulsbury, Carter et al. - 1995
1   Personal correspondence (context) - Lee - 1995



The graph only includes citing articles where the year of publication is known.


Documents on the same site (http://www.sics.se/cna/publications.html):   More
The Performance of a No-copy API for Communication.. - Ahlgren, Björkman.. (1995)   (Correct)
The Applicability of Integrated Layer Processing - Ahlgren, Björkman, Gunningberg (1997)   (Correct)
Integrated Layer Processing Can Be Hazardous to Your.. - Ahlgren, Björkman.. (1996)   (Correct)

Online articles have much greater impact   More about CiteSeer.IST   Add search form to your site   Submit documents   Feedback  

CiteSeer.IST - Copyright Penn State and NEC