J. D. Bullard M. A. Thornton D. L. Andrews Department of Computer Systems...  Home/Search
Context
Related
| smu.edu/~mitch/pubs/../ftp_...isas97.ps Cached: PS.gz PS PDF This document uses CoBlitz to cache paper downloads. If your firewall is blocking outgoing connections to port 3125, you can use these links to download local copies.
Image Update HelpPS.gz PS PDF From: smu.edu/~mitch/pubs/pubs (more) (Enter author homepages) |
Rate this article:      (best)Comment on this article |
Abstract: Keywords: Resource Estimation, Data Dependency, Multiprocessor, Performance Analysis, Multiprocessor Architecture, Parallel Processing An approach for estimating the required memory resources to execute a program on a multiprocessor system is presented. The technique relies on the information contained in a data dependency graph representing a program to be executed. Data dependency graphs can be generated by a compiler as an intermediate representation of the program without accounting for... (Update)
Similar documents (at the sentence level):
64.2%: Resource Estimation for Parallel Architectures with.. - Thornton, Andrews (Correct)
Active bibliography (related documents): More All
0.3: Multiprocessor Resource Estimation Using a Stochastic.. - Andrews Thornton (1996) (Correct)
0.3: A Methodology For An Application Profiling At System Level - Thomas, Diguet, Philippe (1999) (Correct)
0.0: Interprocessor Communications and the McGill Multiprocessor. . . - Monti (1991) (Correct)
Similar documents based on text: More All
0.3: Graph Analysis and Transformation Techniques for Runtime.. - Thornton Andrews (1996) (Correct)
0.2: Logic Synthesis Based on the Structure of an Ordered DD - Thornton, Wessels (1999) (Correct)
0.2: Connections: The Marketing Plan for the University of Arkansas.. - Wardlow (2001) (Correct)
BibTeX entry: (Update)
@misc{ andrews-technique,
author = "Bullard Thornton Andrews",
title = "A Technique for Multiprocessor Memory Resource Estimation",
url = "citeseer.ist.psu.edu/726743.html" }
Citations (may not include all citations):89 SISAL: Streams and Iteration in a Single Assignment Language (context) - McGraw, Skedzielewski et al. - 1985
56 A Case for Intelligent RAM: IRAM - Patterson, Anderson et al. - 1997
23 An Analysis of the Computational and Parallel Complexity of .. (context) - Feo - 1988
20 A Probabilistic Approach to Parallel System Performance Mode.. - Jonkers, van Gemund et al. - 1995
3 The Livermore Loops in SISAL (context) - Feo - 1987
3 Probabilistic Resource Estimation for Pipeline Architecture (context) - Diguet, Sentieys et al. - 1995
2 and Parallelism Analysis Software for the IF1 Language (context) - of, Viewer - 1997
1 Multiprocessor Resource Estimation Using a Stochastic Modeli.. - Andrews, Thornton et al. - 1996
Documents on the same site (http://engr.smu.edu/~mitch/pubs/pubs.html): More
Performance Enhancement in Phased Logic Circuits Using.. - Kenneth Fazel Lun (Correct)
Phased Logic Circuits - Approved By Dr (Correct)
Static Variable Ordering in ZBDDs for Path Delay Fault.. - Calculation Fatih Kocan (Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC