See this document in CiteSeerX!

Guarded Page Tables on the MIPS R4600 (1995)  (Make Corrections)  (3 citations)
Jochen Liedtke, Kevin Elphinstone



  Home/Search   Context   Related

 
View or download:
unsw.edu.au/pub/doc/papers/...9503.ps.Z
Cached:  PS.gz  PS  PDF   Image  Update  Help

From:  unsw.edu.au/school/research/tr (more)
(Enter author homepages)

Rate this article: (best)
  Comment on this article  
(Enter summary)

Abstract: The introduction of 64-bit microprocessors has increased demands placed on virtual memory systems. The availability of large address spaces has led to a flurry of new applications and operating systems that further stress virtual memory systems. Consequently, much interest has recently focussed on translation lookaside buffer (TLB) performance and page table efficiency. Guarded Page Tables are a mechanism for overcoming some of the problems associated with conventional page tables. Guarded Page ... (Update)

Context of citations to this paper:   More

.... TLB (STLB) was introduced by Bala et al. [3] to provide a gradual performance degradation in an environment of increasing TLB miss rates [8]. A software secondary TLB is implemented by the operating system as a component of the TLB miss trap handler. The miss handlers...

...both page sizes without replication. 3.7 Guarded Page Tables 3.7. 1 The Basic Idea This section contains excerpts from previous work [LE95] Guarded Page Tables [Lie95a, Lie96] combine the advantages of tree structured multilevel page tables and hashed page tables: unlimited...

Cited by:   More
A New Virtual Memory Implementation for L4/MIPS - Szmajda (1999)   (Correct)
Virtual Memory In A 64-Bit Microkernel - Elphinstone (1999)   (Correct)
Associativity Revisited - A study of Set, Column, and.. - Channon, Lai, Koch   (Correct)

Similar documents (at the sentence level):
26.0%:   Guarded Page Tables on Mips R4600 Or An Exercise in.. - Liedtke, Elphinstone (1996)   (Correct)

Active bibliography (related documents):   More   All
0.8:   Guarded Page Tables on the MIPS R4600 - Jochen Liedtke Gmd (1995)   (Correct)
0.5:   Page Table Structures For Fine-Grain Virtual Memory - Liedtke (1994)   (Correct)
0.4:   Distributed Object Base Implementation Using a Single Shared.. - Graham, Barker (1993)   (Correct)

Similar documents based on text:   More   All
0.4:   Page Tables for 64-Bit Computer Systems - Elphinstone, Heiser, Liedtke (1999)   (Correct)
0.3:   Improved Address-Space Switching on Pentium Processors by.. - Liedtke (1995)   (Correct)
0.3:   Achieved IPC Performance (Still The Foundation For.. - Liedtke.. (1997)   (Correct)

Related documents from co-citation:   More   All
3:   Design tradeoffs for software -managed TLBs - Nagle, Uhlig et al. - 1993
3:   Software prefetching and caching for translation lookaside buffers - Bala, Kaashoek et al. - 1994
2:   Reducing TLB and memory overhead using online superpage promotion - Romer, Ohlrich et al. - 1995

BibTeX entry:   (Update)

J Liedtke and K Elphinstone. Guarded page tables on the MIPS R4600. Technical Report UNSWCSE -TR-9503, University of New South Wales - School of Computer Science, 1995. http://citeseer.ist.psu.edu/article/liedtke95guarded.html   More

@misc{ liedtke95guarded,
  author = "J. Liedtke and K. Elphinstone",
  title = "Guarded page tables on the MIPS R",
  text = "J Liedtke and K Elphinstone. Guarded page tables on the MIPS R4600. Technical
    Report UNSWCSE -TR-9503, University of New South Wales - School of Computer
    Science, 1995.",
  year = "1995",
  url = "citeseer.ist.psu.edu/article/liedtke95guarded.html" }
Citations (may not include all citations):
155   Alpha Architecture Reference Manual (context) - Sites - 1992
116   Sharing and protection in a single address space operating s.. - Chase, Levy et al. - 1994
70   Design tradeoffs for software managed TLBs - Nagle, Uhlig et al. - 1993
65   Surpassing the TLB performance of superpages with less opera.. (context) - Talluri, Hill - 1994
48   Tradeoffs in supporting two page sizes - Talluri, Kong et al. - 1992
20   A new page table for 64-bit address spaces - Talluri, Hill et al. - 1995
12   A distributed single address-space operating system supporti.. - Heiser, Elphinstone et al. - 1993
8   Some theorems about guarded page tables (context) - Liedtke - 1993
4   Design and Implementation of an Object-Oriented 64-bit Singl.. (context) - Murray, Wilkinson et al. - 1993
3   Wide-address spaces --- eploring the design space (context) - Bartoli, Mullender et al. - 1992
2   Grasshopper: An othogobnally persistent operating system (context) - Dearle, di Bona et al. - 1994
2   Some theorems about restricted guarded page tables (context) - Liedtke - 1994
1   Technical Report Pegasus paper (context) - Fairbairns, report et al. - 1993
1   IDTR ORION Hardware User's Manual (context) - Technology, ORION et al. - 1993

Documents on the same site (http://www.cse.unsw.edu.au/school/research/tr.html):   More
Forced Simulation: A Formal Approach to Component-Based.. - Roop, Sowmya, Ramesh (1999)   (Correct)
Medium Access Control for Synchronous Traffic in the AMNET LAN - Goodall, Burston   (Correct)
A Parallel Approach to High-Speed Protocol Processing - Chan, Gorton (1994)   (Correct)

Online articles have much greater impact   More about CiteSeer.IST   Add search form to your site   Submit documents   Feedback  

CiteSeer.IST - Copyright Penn State and NEC