Validation of Pipelined Processors Prabhat Mishra Nikil Dutt...  Home/Search
Context
Related
| uci.edu/technical_report/TR0405.pdf Cached: PS.gz PS PDF This document uses CoBlitz to cache paper downloads. If your firewall is blocking outgoing connections to port 3125, you can use these links to download local copies.
Image Update HelpPS.gz PS PDF From: uci.edu/pub_tech_reports (more) (Enter author homepages) |
Rate this article:      (best)Comment on this article |
Abstract: Functional verification of microprocessors is one of the most complex and expensive tasks in the current system-on-chip design process. A significant bottleneck in the validation of such systems is the lack of a suitable functional coverage metric. This report presents a functional coverage based test generation technique for pipelined architectures. The proposed methodology makes three important contributions. First, a general graph-theoretic model is developed that can capture the structure... (Update)
Active bibliography (related documents): More All
1.0: Architecture Description Language driven Functional Test.. - Mishra, Dutt (Correct)
0.5: Design Verification Using Reverse Engineering - Hauke (1999) (Correct)
0.5: Achieving Maximum Performance: A Method for the Verification.. - Eder, Barrett (2002) (Correct)
Similar documents based on text: More All
0.8: HDLGen: Architecture Description Language driven HDL - Generation For Pipelined (Correct)
0.8: A Framework for Memory Subsystem Exploration - Mishra, Mamidipaka, Dutt (2002) (Correct)
0.8: Architecture Description Language driven Validation of Dynamic - Behavior In Pipelined (Correct)
BibTeX entry: (Update)
@misc{ pipelined-functional,
author = "Validation Of Pipelined",
title = "Functional Coverage Driven Test Generation for",
url = "citeseer.ist.psu.edu/711756.html" }
Citations (may not include all citations):1575 Computer Architecture: A Quantitative Approach (context) - Hennessy, Patterson - 1990
46 Architecture validation for processors - Ho, Yang et al. - 1995
34 Test program generation for functional verification of Power.. - Aharon, Goodman et al. - 1995
19 Test generation for microprocessors (context) - Thatte, Abraham - 1980
7 Micro architecture coverage directed generation of test prog.. (context) - Ur, Yadin - 1999
4 Automatic test generation for functional verification of mic.. (context) - Miyake, Brown et al. - 1994
3 Automatic test pattern generation for pipelined processors (context) - Iwashita, Kowatari et al. - 1994
2 Fully automatic test program generation for microprocessor c.. (context) - Corno, Cumani et al. - 2003
2 High-level test generation for design verification of pipeli.. (context) - Campenhout, Mudge et al. - 1999
2 Functional verification of the equator MAP1000 microprocesso.. - Shen, Abraham et al. - 1999
2 A new verification methodology for complex pipeline behavior - Kohno, Matsumoto - 2001
1 Coverage directed test generation for functional verificatio.. - Fine, Ziv - 2003
1 Graph-based functional test program generation for pipelined.. (context) - Mishra, Dutt - 2004
1 A scalable software-based self-test methodology for programm.. (context) - Chen, Ravi et al. - 2003
http://www.rs.e-technik.tu-darmstadt.de/TUD/res/dlxdocu/SuperscalarDLX.html
http://www.sparc.com/resource.htm#V8
http://www.gaisler.com/leon.html
http://www.verisity.com
Documents on the same site (http://www.cecs.uci.edu/pub_tech_reports.htm): More
Communication Link Synthesis for SoC - Shin, Gerstlauer, Gajski (2004) (Correct)
Retargetable Profiling for Rapid, Early System-Level.. - Cai, Gerstlauer, Gajski (2004) (Correct)
Optimized Slowdown in Real-Time Task Systems - Jejurikar, Gupta (2004) (Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC