Mahesh Mamidipaka, Nikil Dutt  Home/Search
Context
Related
| uci.edu/conference...dipaka_onchip.pdf Cached: PS.gz PS PDF This document uses CoBlitz to cache paper downloads. If your firewall is blocking outgoing connections to port 3125, you can use these links to download local copies.
Image Update HelpPS.gz PS PDF From: uci.edu/pub_conferences_2003 (more) (Enter author homepages) |
Rate this article:      (best)Comment on this article |
Abstract: This paper presents a on-chip stack based memory organization that effectively reduces the energy dissipation in programmable embedded system architectures. Most embedded systems use the notion of stack for implementation of function calls. However, such stack data is stored in processor address space, typically in the main memory and accessed through caches. Our analysis of several benchmarks show that the callee saved registers and return addresses for function calls call constitute a... (Update)
Active bibliography (related documents): More All
1.6: On-chip Stack Based Memory Organization for Low Power.. - Mamidipaka, Dutt (2003) (Correct)
0.3: Extending a VLIW Architecture Model - Marcio Merino Fernandes (1997) (Correct)
0.3: Partitioned Schedules for Clustered VLIW Architectures - Fernandes, Llosa (1998) (Correct)
Similar documents based on text: More All
0.7: A Framework for Memory Subsystem Exploration - Mishra, Mamidipaka, Dutt (2002) (Correct)
0.6: Efficient Power Reduction Techniques for Time.. - Mamidipaka, Dutt.. (2002) (Correct)
0.6: Leakage Power Estimation in SRAMs - Mamidipaka, Khouri, Dutt, Abadir (2003) (Correct)
BibTeX entry: (Update)
@misc{ mamidipaka-chip,
author = "Mahesh Mamidipaka and Nikil Dutt",
title = "On-chip Stack Based Memory Organization for Low Power Embedded Architectures",
url = "citeseer.ist.psu.edu/article/mamidipaka03chip.html" }
Citations (may not include all citations):746 The Java Virtual Machine specification (context) - Lindholm, Yellin - 1999
224 Wattch: a framework for architectural-level power analysis a.. - Brooks - 2000
161 The SimpleScalar tool set (context) - Burger, Austin - 1997
102 Power minimization in IC design: principles and applications - Pedram - 1996
99 Minimizing power consumption in digital CMOS circuits (context) - Chandrakasan - 1995
82 The filter cache: An energy efficient memory structure - Kin - 1997
62 Cache design tradeoffs for power and performance optimizatio.. (context) - Su, Despain - 1995
38 TMSCX user's guide (context) - TMS, http et al. - 1998
20 Dynamic voltage scaling and power management for portable sy.. - Simunic - 2001
19 Efficient utilization of scratchpad memory in embedded proce.. (context) - Panda - 1997
16 Scratchpad memory : A design alternative for cache on-chip m.. - Banakar - 2002
14 Instruction fetch energy reduction using loop caches for emb.. - Lee - 1999
10 Comparing system level power management policies - Lu - 2001
8 Interfaces and Implementations-Techniques for Creating Reusa.. (context) - Hanson - 1997
8 Inline expansion: when and how - Serrano - 1997
7 A new technique for exploiting regularity in data path synth.. (context) - Aloqeely - 1994
7 Stack computers: The new wave (context) - Koopman - 1989
5 What is the limit of energy saving by dynamic voltage scalin.. - Qu - 2001
5 Assignment of storage values to sequential read-write memori.. - Gerez, Woutersen - 1996
4 Power optimization in VLSI layout: a survey - Pedram - 1997
Documents on the same site (http://www.cecs.uci.edu/pub_conferences_2003.htm): More
An Efficient Retargetable Framework for Instruction-Set.. - Reshadi, Bansal.. (2003) (Correct)
B#: a Battery Emulator and Power Profiling Instrument - Chou, Park, Park, Pham, Liu (2003) (Correct)
Reducing Backlight Power Consumption for Streaming .. - Pasricha.. (2003) (Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC