AJ KleinOsowski, Kevin KleinOsowski, Vijay Rangarajan, Priyadarshini Ranganath, David J. Lilja  Home/Search
Context
Related
| umn.edu/papers/nanoboxarch.pdf Cached: PS.gz PS PDF This document uses CoBlitz to cache paper downloads. If your firewall is blocking outgoing connections to port 3125, you can use these links to download local copies.
Image Update HelpPS.gz PS PDF From: umn.edu/~lilja/paperlist (more) (Enter author homepages) |
Rate this article:      (best)Comment on this article |
Abstract: Advanced molecular nanotechnology devices are expected to have exceedingly high transient fault rates and large numbers of inherent device defects compared to conventional CMOS devices. Instead of trying to manufacture defect-free chips in which transient errors are assumed to be uncommon, future processor architectures must be designed to adapt to, and coexist with, substantial numbers of manufacturing defects and high transient error rates. We introduce the Recursive NanoBox Processor... (Update)
Active bibliography (related documents): More All
6.3: The Recursive NanoBox Processor Grid: A Reliable.. - KleinOsowski.. (2004) (Correct)
1.3: The NanoBox Project: Exploring Fabrics of Self-Correcting.. - KleinOsowski, Lilja (2004) (Correct)
1.3: The NanoBox: A Self-Correcting Logic Block for Emerging - Process Technologies With (Correct)
Similar documents based on text: More All
0.2: MinneSPEC: A New SPEC Benchmark Workload for.. - KleinOsowski, Lilja (2002) (Correct)
0.2: Errata to "MinneSPEC: A New SPEC Benchmark Workload for.. - KleinOsowski, Lilja (2002) (Correct)
0.2: Communicating Quality of Service Requirements to an.. - KleinOsowski, Ruwart.. (2005) (Correct)
BibTeX entry: (Update)
@misc{ kleinosowski-recursive,
author = "AJ KleinOsowski and Kevin KleinOsowski and Vijay Rangarajan and Priyadarshini
Ranganath and David J. Lilja",
title = "The Recursive NanoBox Processor Grid: A Reliable System Architecture for
Unreliable Nanotechnology Devices",
url = "citeseer.ist.psu.edu/706910.html" }
Citations (may not include all citations):106 Reliable Computer Systems: Design and Evaluation (context) - Siewiorek, Swarz - 2001
91 International technology roadmap for semiconductors (context) - Corporation - 2001
58 DIVA: A reliable substrate for deep submicron microarchitect.. - Austin - 1999
56 A case for intelligent RAM: IRAM - Patterson, Anderson et al. - 1997
49 AR-SMT: A microarchitectural approach to fault tolerance in .. - Rotenberg - 1999
44 Concurrent error detection using watchdog processors -- A su.. (context) - Mahmood, McCluskey - 1998
36 A design space evaluation of grid processor architectures - Nagarajan, Sankaralingam et al. - 2001
35 Transient fault detection via simultaneous multithreading - Reinhardt, Mukherjee - 2000
22 A defect-tolerant computer architecture: Opportunities for n.. (context) - Heath, Kuekes et al. - 1998
21 Nanofabrics: Spatial computing using molecular electronics - Goldstein, Budiu - 2001
16 A study of time-redundant fault tolerance techniques for hig.. (context) - Sohi, Franklin et al. - 1989
14 Fault detection capabilities of alternating logic (context) - Reynolds, Metze - 1978
13 microprocessor design (context) - Slegel - 1999
10 Concurrent error detection in ALUs by recomputing with shift.. (context) - Patel, Fung - 1982
10 Exploiting ILP in page-based intelligent memory - Oskin, Hensley et al. - 1999
9 Low cost concurrent error detection in a VLIW architecture u.. (context) - Holm, Banerjee - 1992
6 Modeling the effect of technology trends on the soft error r.. (context) - Shivakumar, Kistler et al. - 2002
6 Single-electron majority logic circuits (context) - Iwamura, Akazawa et al. - 1998
6 Incorporating fault tolerance in superscalar processors (context) - Franklin - 1996
6 The morphosys parallel reconfigurable system - Lu, Singh et al. - 1999
5 The impact of technology scaling on soft error rate performa.. (context) - Baumann - 2002
5 The amazing vanishing transistor act (context) - Geppert - 2002
5 Virtex-II Pro Platform FPGAs: Functional description (context) - Corporation - 2002
5 Issues of nanoelectronics: A possible roadmap (context) - Wang - 2002
3 Document available at http://www (context) - Corporation, needs et al. - 2002
3 The future of nanocomputing (context) - Bourianoff - 2003
3 Self-Checking and Fault-Tolerant Digital Design (context) - Lala - 2001
2 Masters of Computer Engineering Plan B Project (context) - Rangarajan, ALU et al. - 2003
2 Fault-tolerant voting mechanism and recovery scheme for TMR .. (context) - D'Angelo, Metra et al. - 1998
2 Trends and challenges in VLSI circuit reliability (context) - Constantinescu - 2003
2 The nanobox project: Exploring fabrics of self-correcting lo.. - KleinOsowski, Lilja - 2004
2 Intelligent-memory architecture for artificial neural networ.. (context) - Buddefeld, Grosspietsch - 2002
2 Recurvise NanoBoxes: Reliable Circuits and Computer Architec.. (context) - Ranganath - 2003
2 The nanobox: A self-correcting logic block for emerging proc.. (context) - KleinOsowski, Ranganath et al. - 2003
1 Towards a universal building block of molecular and silicon .. - Swanson, Oskin - 2002
Documents on the same site (http://www.arctic.umn.edu/~lilja/paper-list.html): More
A Multiprocessor Architecture Combining Fine-Grained and.. - David Lilja (1994) (Correct)
A Statistically Rigorous Approach for Improving Simulation.. - Yi, Lilja, Hawkins (2002) (Correct)
Improving Processor Performance and Simulation Methodology - Yi (Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC