Multithreaded Architecture Resit Sendag, Ying Chen, and David J. Lilja...  Home/Search
Context
Related
| umn.edu/papers/mteac02.pdf Cached: PDF This document uses CoBlitz to cache paper downloads. If your firewall is blocking outgoing connections to port 3125, you can use these links to download local copies.
PS.gz PS Image Update HelpFrom: umn.edu/~lilja/paperlist (more) (Enter author homepages) |
Rate this article:      (best)Comment on this article |
Abstract: Concurrent multithreaded architectures exploit both instructionlevel and thread-level parallelism in application programs. A single-threaded sequencing mechanism needs speculative execution beyond conditional branches in order to exploit more instruction-level parallelism. In addition, an aggressive multithreaded architecture should also use thread-level control speculation in order to exploit more thread-level parallelism. The instructionand thread-level speculative execution of load... (Update)
Active bibliography (related documents): More All
1.1: Using Incorrect Speculation to Prefetch Data in a.. - Chen, Sendag, Lilja (2002) (Correct)
0.3: An Analysis of the Performance Impact of Wrong-Path.. - Mutlu, Kim, Armstrong, .. (2005) (Correct)
0.2: The SImulator for Multithreaded Computer Architecture.. - Jian Huang Department (Correct)
Similar documents based on text: More All
0.4: Exploiting the Prefetching Effect Provided by Executing.. - Lilja, Kunkel (2002) (Correct)
0.2: The Spatial Characteristics of Load Instructions - Yi, Sendag, Lilja (Correct)
0.2: A Dynamically Adaptive Parallelization Model Based on Speculative.. - Kazi (2000) (Correct)
BibTeX entry: (Update)
@misc{ resit-effect,
author = "Multithreaded Architecture Resit",
title = "The Effect of Executing Mispredicted Load Instructions in a Speculative",
url = "citeseer.ist.psu.edu/706828.html" }
Citations (may not include all citations):269 Multiscalar processors - Sohi, Breach et al. - 1995 ACM DBLP
177 Evaluating future Microprocessors: The SimpleScalar Tool Set - Burger, Austin et al. - 1996
48 Speculative Precomputation: Long-range Prefetching of Delinq.. - Collins, Wang et al. - 2001 DBLP
37 Tolerating memory latency through software-controlled preexe.. - Luk - 2001
30 Wrong-Path Instruction Prefetching - Pierce, Mudge - 1996 ACM DBLP
25 MinneSPEC: A New SPEC Benchmark Workload for Simulation-Base.. - KleinOsowski, Lilja - 2002
22 The Superthreaded Processor Architecture - Tsai, Huang et al. - 1999 ACM DBLP
20 Performance Study of a Concurrent Multithreaded Processor - Tsai, Jiang et al. - 1998 ACM DBLP
15 The potential for thread-level data speculation in tightly-c.. - Steffan, Mowry - 1997
12 The effect of speculative execution on cache performance (context) - Pierce, Mudge - 1994 ACM DBLP
10 Measuring Computer Performance (context) - Lilja - 2000 ACM
5 The SImulator for Multithreaded Computer Architecture - Huang - 2000
4 Multithreaded Processors (context) - Ungerer, ad et al. - 2002 DBLP
4 Exploiting the Prefetching Effect Provided by Executing Misp.. - Sendag, Lilja et al. - 2002 ACM DBLP
Documents on the same site (http://www.arctic.umn.edu/~lilja/paper-list.html): More
A Multiprocessor Architecture Combining Fine-Grained and.. - David Lilja (1994) (Correct)
A Statistically Rigorous Approach for Improving Simulation.. - Yi, Lilja, Hawkins (2002) (Correct)
Improving Processor Performance and Simulation Methodology - Yi (Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC