See this document in CiteSeerX!

Spatial Computation (2004)  (Make Corrections)  (3 citations)
Mihai Budiu, Girish Venkataramani, Tiberiu Chelcea, Seth Copen Goldstein



  Home/Search   Context   Related

 
View or download:
cmu.edu/~mihaib/research...asplos04.pdf
Cached:  PS.gz  PS  PDF   Image  Update  Help

From:  cmu.edu/~phoenix/publications (more)
(Enter author homepages)

Rate this article: (best)
  Comment on this article  
(Enter summary)

Abstract: This paper describes a computer architecture, Spatial Computation (SC), which is based on the translation of high-level language programs directly into hardware structures. SC program implementations are completely distributed, with no centralized control. SC circuits are optimized for wires at the expense of computation units. In this paper we investigate a particular implementation of SC: ASH (Application-Specific Hardware). Under the assumption that computation is cheaper than communication, ... (Update)

Cited by:   More
Hardware Compilation of Application-Specific.. - Venkataramani.. (2006)   (Correct)
Dataflow: A Complement to Superscalar - Budiu, Artigas, Goldstein (2005)   (Correct)
HLS Support for Unconstrained Memory Accesses - Girish Venkataramani Tiberiu   (Correct)

Active bibliography (related documents):   More   All
15.9:   Spatial Computation - Mihai Budiu Girish (2004)   (Correct)
2.6:   C to Asynchronous Dataflow Circuits: An End-to-End.. - Venkataramani, Budiu.. (2004)   (Correct)
0.7:   Inter-Iteration Scalar Replacement in the Presence of - Conditional Control-Flow Mihai (2004)   (Correct)

Similar documents based on text:   More   All
0.7:   Programmer Specified Pointer Independence - David Koes Mihai (2003)   (Correct)
0.6:   Detecting and Exploiting Narrow Bitwidth Computations - Budiu, Goldstein (1999)   (Correct)
0.6:   Fast Compilation for Pipelined Reconfigurable Fabrics - Budiu, Goldstein (1999)   (Correct)

Related documents from co-citation:   More   All
3:   Micropipelines: Turing award lecture (context) - Sutherland - 1989
2:   Evaluating the effectiveness of pointer alias analyses - Hind, Pioli - 1999
2:   A comprehensive high-level synthesis system for control-flow intensive behaviors - Wang, Tan - 2003

BibTeX entry:   (Update)

M. Budiu, G. Venkataramani, et al. Spatial computation. In International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), pages 14--26, October 2004. http://citeseer.ist.psu.edu/article/budiu04spatial.html   More

@misc{ budiu04spatial,
  author = "M. Budiu and G. Venkataramani",
  title = "Spatial computation",
  text = "M. Budiu, G. Venkataramani, et al. Spatial computation. In International
    Conference on Architectural Support for Programming Languages and Operating
    Systems (ASPLOS), pages 14--26, October 2004.",
  year = "2004",
  url = "citeseer.ist.psu.edu/article/budiu04spatial.html" }
Citations (may not include all citations):
415   Efficiently computing static single assignment form and the .. - Cytron, Ferrante et al. - 1991
320   MediaBench: a tool for evaluating and synthesizing multimedi.. - Lee, Potkonjak et al. - 1997
227   Kernighan and Dennis M (context) - Brian - 1988
224   Wattch: a framework for architectural-level power analysis a.. - Brooks, Tiwari et al. - 2000
173   SUIF: An infrastructure for research on parallelizing and op.. - Wilson, French et al. - 1994
157   Limits of control flow on parallelism - Lam, Wilson - 1992
117   Clock rate versus IPC: The end of the road for conventional .. - Agarwal, Murukkathampoondi et al. - 2000
109   A high-performance microarchitecture with hardware-programme.. - Razdan, Smith - 1994
108   Programming in VLSI: From communicating processes to delay-i.. (context) - Martin - 1990
104   Why systolic architectures (context) - Kung - 1982
73   A theory of asynchronous circuits - Muller, Bartky - 1959
71   Space-time scheduling of instruction-level parallelism on a .. - Lee, Barua et al. - 1998
71   First version of a data flow procedure language (context) - Dennis - 1974
69   Software pipelining - Allan, Jones et al. - 1995
66   OneChip: An FPGA processor with reconfigurable logic - Wittig, Chow - 1996
66   A dynamic instruction set computer - Wirthlin, Hutchings - 1995
63   PipeRench: a coprocessor for streaming multimedia accelerati.. - Goldstein, Schmit et al. - 1999
60   Dependence flow graphs: An algebraic approach to program dep.. - Pingali, Beck et al. - 1991
60   Smart memories: A modular reconfigurable architecture (context) - Mai, Paaske et al. - 2000
57   A bandwidth-efficient architecture for media processing - Rixner, Dally et al. - 1998
49   Resource requirements of dataflow programs (context) - Culler - 1988
46   An efficient implementation of reactivity for modeling hardw.. - Liao, Tjiang et al. - 1997
46   PRISM-II compiler and architecture - Wazlowski, Agarwal et al. - 1993
43   A comparison of full and partial predicated execution suppor.. - Mahlke, Hauk et al. - 1995
43   International technology roadmap for semiconductors (context) - roadmap, ITRS et al. - 1999
41   Parallelizing applications into silicon - Babb, Rinard et al. - 1999
40   Hardware-software co-design of embedded reconfigurable archi.. (context) - Li, Callahan et al. - 2000
40   Dataflow machine architecture (context) - Veen - 1986
35   An open graph visualization system and its applications to s.. - Gansner, North - 1999
33   Supply and threshold voltage scaling for low power CMOS - Gonzalez, Horowitz - 1997
32   A framework for balancing control flow and predication - August, mei et al. - 1997
30   A programming environment for the design of complex high spe.. - Schaumont, Vernalde et al. - 1998
29   Mapping applications to the RaPiD configurable architecture - Ebeling, Cronquist et al. - 1997
26   Instruction level parallelism for reconfigurable computing - Callahan, Wawrzynek - 1998
25   From control flow to data flow - Beck, Johnson et al. - 1991
21   NanoFabrics: Spatial computing using molecular electronics - Goldstein, Budiu - 2001
20   CHIMAERA: A high-performance architecture with a tightly-cou.. - Ye, Moshovos et al. - 2000
20   Automatic synthesis of parallel programs targeted to dynamic.. (context) - Gokhale, Marks - 1995
20   ECL: A specification environment for system-level design - Lavagno, Sentovich - 1999
20   Register promotion by sparse partial redundancy elimination .. - Lo, Chow et al. - 1998
20   SSA is functional programming - Appel - 1998
19   Memory Disambiguation to Facilitate Instruction-Level Parall.. - Gallagher - 1995
19   Handshake Circuits: An Asynchronous Architecture for VLSI Pr.. (context) - van Berkel - 1993
19   Sparse functional stores for imperative programs - Steensgaard - 1995
18   Register promotion in C programs (context) - Lu, Cooper - 1997
17   Efficient accommodation of may-alias information in SSA form - Cytron, Gershbein - 1993
16   PICO-NPA: High-level synthesis of nonprogrammable hardware a.. (context) - Schreiber, Aditya et al. - 2001
16   Stream-oriented FPGA computing in the Streams-C high level l.. (context) - Gokhale, Stone et al. - 2000
16   The role of custom design in ASIC chips - Dally, Chang - 2000
15   Speculation techniques for high level synthesis of control i.. - Gupta, Savoiu et al. - 2001
14   Compiling application-specific hardware - Budiu, Goldstein - 2002
14   A technology-scalable architecture for fast clocks and high .. - Sankaralingam, Nagarajan et al. - 2001
13   California Institute of Technology (context) - Lines, circuits et al. - 1995
13   Optimizing memory accesses for spatial computation - Budiu, Goldstein - 2003
13   A critique of multiprocessing von Neumann style (context) - Robert, Iannucci - 1983
13   The SimpleScalar tool set (context) - Burger, Austin - 1997
12   Slack: Maximizing performance under technological constraint.. - Fields, Bod et al. - 2002
12   Effective representation of aliases and indirect memory oper.. - Chow, Lo et al. - 1996
12   Hardware compilation: Translating programs into circuits (context) - Wirth - 1998
11   Hardware synthesi from CC++ (context) - Kunkel, synthesis et al. - 1999
11   Extended SSA numbering: Introducing SSA properties to langua.. - Lapkowski, Hendren - 1998
11   Path analysis and renaming for predicated instruction schedu.. - Carter, Simon et al. - 2000
11   Micropipelines: Turing award lecture (context) - Sutherland - 1989
10   The design of a low energy FPGA (context) - George, Zhang et al. - 1999
10   Predicated static single assignment - Carter, Simon et al. - 1999
10   The program dependence web: a representation supporting cont.. (context) - Ottenstein, Ballance et al. - 1990
9   Arithmetic logic circuits using self-timed bit level dataflo.. (context) - Reese, Thornton et al. - 2001
9   SIGPLAN Notices (context) - May - 1983
9   Clocking design and analysis for a 600-MHz Alpha microproces.. - Bailey, Benschneider - 1998
8   High speed: not the only way to exploit the intrinsic comput.. (context) - Claasen - 1999
7   Speed and power scaling of SRAMs (context) - Amrutur, Horowitz - 2000
7   Synthesis of operation-centric hardware descriptions - Hoe - 2000
7   Synthesis of hardware models in C with pointers and complex .. (context) - eria, Sato et al. - 2001
7   Attacking the semantic gap between application programming l.. (context) - Snider, Shackleford et al. - 2001
7   Effective compiler support for predicated execution using th.. (context) - Mahlke, Lin et al. - 1992
7   Computer Science Department (context) - Budiu, PhD et al. - 2003
6   Bridging the gap between compilation and synthesis in the DE.. (context) - Diniz, Hall et al. - 2001
6   Logic Minimization Algorithms for Digital Circuits (context) - Brayton, Sangiovanni-Vincentelli et al. - 1984
6   A Pipelined Code Mapping Scheme for Static Data Flow Compute.. (context) - Gao - 1986
6   Hardware synthesis with Bach system (context) - Kay, Nomura et al. - 1999
6   language reference manual (context) - Corporation - 2003
6   An automated process for compiling dataflow graphs into hard.. (context) - Rinker, Carter et al. - 2001
5   Peer-to-peer hardware-software interfaces for reconfigurable.. - Budiu, Mishra et al. - 2002
5   Balsa: An asynchronous hardware synthesis language (context) - Edwards, Bardsley - 2002
5   Moore School of Electrical Engineering (context) - von Neumann, of et al. - 1982
5   to HDL compiler for pipeline processing on FPGAs (context) - Maruyama, Hoshino - 2000
5   The Lutonium: A sub-nanojoule asynchronous 8051 microcontrol.. (context) - Martin, Nystrm et al. - 2003
5   low power dedicated signal processing systems (context) - Davis, Zhang et al. - 2002
4   Early output logic using anti-tokens (context) - Brej, Garside - 2003
4   An efficient static analysis algorithm to detect redundant m.. - Cooper, Xu - 2002
4   for system level design (context) - Arnout - 1999
4   Coordinated transformations for high-level synthesis of high.. - Gupta, Savoiu et al. - 2002
4   Resynthesis and peephole transformations for the optimizatio.. (context) - Chelcea, Nowick - 2002
4   The RC compiler for the DTN dataflow computer (context) - Veen, van den Born - 1990
4   Very large scale spatial computing (context) - DeHon - 2002
3   Inter-iteration scalar replacement in the presence of condit.. - Budiu, Goldstein - 2004
3   to asynchronous dataflow circuits: An end-to-end toolflow (context) - Venkataramani, Budiu et al. - 2004
3   cost flexibility system chip design signal processing applic.. (context) - Zhang, The et al. - 2002
3   How much non-strictness do lenient programs require - Schauser, Goldstein - 1995
3   algorithm reconfigurable hardware using CVerilog (context) - Soderman, Implementing et al. - 1998
3   A high-level design methodology using C (context) - Roth, Ramanathan - 1999
3   compiler with temporal partitioning for the PACT-XPP archite.. (context) - ao, Cardoso et al. - 2002
3   Hardware synthesi from CC++ model (context) - Hardware, models et al. - 1999
3   Stream computations organized for reconfigurable execution (context) - Caspi, Chu et al. - 2000
3   Programming a Xilinx FPGA (context) - Johnson - 1999
2   a virtual hardware system (context) - Takayama, Shibata et al. - 1999
2   library for the simulation and generation of Xilinx FPGA des.. (context) - Touati, Shand - 1999
2   Flexible platform based design with CoWare NC design system (context) - Flexible, design et al. - 2000
2   IEEE Journal (context) - Ho, Mai et al. - 2001
2   based SoC design flow and EDA tools: An ASIC and system vend.. (context) - Wakabayashi, Okamoto - 2000
2   01-01 (context) - Swanson, Michelson et al. - 2003
2   Static tokens: Using dataflow to automate oncurrent pipeline.. (context) - Teifel, Manohar - 2004
2   This was a report from a cross-industry task force on ILP (context) - Schlansker, Conte et al. - 1997
2   Implications of technology scaling on leakage reduction tech.. - Tsai, Duarte et al. - 2004

Documents on the same site (http://www-2.cs.cmu.edu/~phoenix/publications.html):   More
Digital Logic Using Molecular Electronics - Goldstein (2002)   (Correct)
Scalable Defect Tolerance for Molecular Electronics - Mishra, Goldstein (2002)   (Correct)
Application-Specific Hardware: Computing Without CPUs - Budiu (2001)   (Correct)

Online articles have much greater impact   More about CiteSeer.IST   Add search form to your site   Submit documents   Feedback  

CiteSeer.IST - Copyright Penn State and NEC