Reservation Tables Generation Radu Cornea () Ashok Halambi...  Home/Search
Context
Related
| uci.edu/~radu/pubs/TR9931.pdf Cached: PS.gz PS PDF This document uses CoBlitz to cache paper downloads. If your firewall is blocking outgoing connections to port 3125, you can use these links to download local copies.
Image Update HelpPS.gz PS PDF From: uci.edu/~radu/pubs (more) (Enter author homepages) |
Rate this article:      (best)Comment on this article |
Abstract: Contemporary processors with wide parallelism and deep pipelines result in complex and intrinsically nonstructured interactions between di#erent architectural features of the processor, the compiler and the application, making it extremely di#cult to predict performance variations when changing di#erent processor features. Compiler-Architecture Co-Exploration is required to evaluate the e#ects of architectural changes (such as connectivity sharing) on the performance of the entire system. These ... (Update)
Active bibliography (related documents): More All
1.5: RTGEN: An Algorithm for Automatic Generation of.. - Grun, Halambi, Dutt.. (1999) (Correct)
0.5: Architecture Exploration of Parameterizable EPIC SOC.. - Ashok Halambi Radu (2000) (Correct)
0.2: Architecture Description Languages for Systems-on-Chip .. - Tomiyama, Halambi.. (1999) (Correct)
Similar documents based on text: More All
0.7: EXPRESSION: An ADL for System Level Design Exploration - Grun, Khare, Ganesh, Dutt, .. (1998) (Correct)
0.7: Automatic Software Toolkit Generation for Embedded.. - Halambi, Grun.. (1999) (Correct)
0.6: EXPRESSION: A Language for Architecture.. - Halambi, Grun.. (1999) (Correct)
BibTeX entry: (Update)
@misc{ generation-compilerarchitecture,
author = "Reservation Tables Generation",
title = "Compiler-Architecture Exploration using",
url = "citeseer.ist.psu.edu/704141.html" }
Citations (may not include all citations):292 Advanced Compiler Design and Implementation (context) - Muchnick - 1997
156 The multiflow trace scheduling compiler - Lowney - 1993
150 Iterative modulo scheduling: An algorithm for software pipel.. - Rau - 1994
98 HPL PlayDoh architecture specification: Version (context) - Kathail, Schlansker et al. - 1994
97 The Architecture of Pipelined Computers (context) - Kogge - 1981
66 ISDL: An instruction set description language for retargetab.. - Hadjiyiannis - 1997
65 EXPRESSION language architecture exploration through compile.. - Ganesh, Dutt et al. - 1999
35 The nML machine description formalism (context) - Freericks - 1993
26 and scheduling in the AVIV retargetable code generator (context) - Hanono, Devadas et al. - 1998
23 Retargetable code generation based on structural processor d.. - Leupers, Marwedel - 1998
13 A unified code generation approach using mutation scheduling (context) - Novack - 1995
12 SAT: A visual specification and analysis tool for system-on-.. (context) - Khare, Savoiu et al. - 1999
10 The construction of a retargetable simulator for an architec.. - Kienhuis - 1998
7 Detecting pipeline hazards quickly (context) - Proebsting, Fraser - 1994
6 The design and control of pipelined function generators (context) - Davidson - 1971
2 Automatic generation of reservation tables from an architect.. (context) - Grun, Halambi et al. - 1999
2 Compiler-architecture exploration using reservation tables g.. (context) - Grun, Halambi et al. - 1999
2 A reduced multipipeline description that preserves schedulin.. (context) - Eichenberger, Davidson - 1996
1 cient instruction scheduling using finite state automata (context) - Bala, Rubin - 1997
1 ective control for pipelined processors (context) - Davidson - 1975
1 Optimization of machine descriptions for e#cient use (context) - Gyllenhaal - 1998
Documents on the same site (http://www.ics.uci.edu/~radu/pubs.html):
Power-Aware Multimedia Streaming in Heterogeneous.. - Cornea.. (Correct)
Online articles have much greater impact More about CiteSeer.IST Add search form to your site Submit documents Feedback
CiteSeer.IST - Copyright Penn State and NEC